Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(684)

Side by Side Diff: src/mips/full-codegen-mips.cc

Issue 496393002: MIPS: Move IC code into a subdir and move ic-compilation related code from stub-cache into ic-compi… (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Fix formatting Created 6 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/mips/codegen-mips.h ('k') | src/mips/ic-mips.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #include "src/v8.h" 5 #include "src/v8.h"
6 6
7 #if V8_TARGET_ARCH_MIPS 7 #if V8_TARGET_ARCH_MIPS
8 8
9 // Note on Mips implementation: 9 // Note on Mips implementation:
10 // 10 //
11 // The result_register() for mips is the 'v0' register, which is defined 11 // The result_register() for mips is the 'v0' register, which is defined
12 // by the ABI to contain function return values. However, the first 12 // by the ABI to contain function return values. However, the first
13 // parameter to a function is defined to be 'a0'. So there are many 13 // parameter to a function is defined to be 'a0'. So there are many
14 // places where we have to move a previous result in v0 to a0 for the 14 // places where we have to move a previous result in v0 to a0 for the
15 // next call: mov(a0, v0). This is not needed on the other architectures. 15 // next call: mov(a0, v0). This is not needed on the other architectures.
16 16
17 #include "src/code-stubs.h" 17 #include "src/code-stubs.h"
18 #include "src/codegen.h" 18 #include "src/codegen.h"
19 #include "src/compiler.h" 19 #include "src/compiler.h"
20 #include "src/debug.h" 20 #include "src/debug.h"
21 #include "src/full-codegen.h" 21 #include "src/full-codegen.h"
22 #include "src/isolate-inl.h" 22 #include "src/isolate-inl.h"
23 #include "src/parser.h" 23 #include "src/parser.h"
24 #include "src/scopes.h" 24 #include "src/scopes.h"
25 #include "src/stub-cache.h"
26 25
27 #include "src/mips/code-stubs-mips.h" 26 #include "src/mips/code-stubs-mips.h"
28 #include "src/mips/macro-assembler-mips.h" 27 #include "src/mips/macro-assembler-mips.h"
29 28
30 namespace v8 { 29 namespace v8 {
31 namespace internal { 30 namespace internal {
32 31
33 #define __ ACCESS_MASM(masm_) 32 #define __ ACCESS_MASM(masm_)
34 33
35 34
(...skipping 4839 matching lines...) Expand 10 before | Expand all | Expand 10 after
4875 Assembler::target_address_at(pc_immediate_load_address)) == 4874 Assembler::target_address_at(pc_immediate_load_address)) ==
4876 reinterpret_cast<uint32_t>( 4875 reinterpret_cast<uint32_t>(
4877 isolate->builtins()->OsrAfterStackCheck()->entry())); 4876 isolate->builtins()->OsrAfterStackCheck()->entry()));
4878 return OSR_AFTER_STACK_CHECK; 4877 return OSR_AFTER_STACK_CHECK;
4879 } 4878 }
4880 4879
4881 4880
4882 } } // namespace v8::internal 4881 } } // namespace v8::internal
4883 4882
4884 #endif // V8_TARGET_ARCH_MIPS 4883 #endif // V8_TARGET_ARCH_MIPS
OLDNEW
« no previous file with comments | « src/mips/codegen-mips.h ('k') | src/mips/ic-mips.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698