Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(4)

Side by Side Diff: src/compiler/instruction-codes.h

Issue 484103002: [turbofan] Add TruncateFloat64ToInt32 machine operator. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Disable test-run-machops/RunTruncateFloat64ToInt32P on arm64. Created 6 years, 4 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/compiler/ia32/code-generator-ia32.cc ('k') | src/compiler/instruction-selector.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_INSTRUCTION_CODES_H_ 5 #ifndef V8_COMPILER_INSTRUCTION_CODES_H_
6 #define V8_COMPILER_INSTRUCTION_CODES_H_ 6 #define V8_COMPILER_INSTRUCTION_CODES_H_
7 7
8 #if V8_TARGET_ARCH_ARM 8 #if V8_TARGET_ARCH_ARM
9 #include "src/compiler/arm/instruction-codes-arm.h" 9 #include "src/compiler/arm/instruction-codes-arm.h"
10 #elif V8_TARGET_ARCH_ARM64 10 #elif V8_TARGET_ARCH_ARM64
(...skipping 15 matching lines...) Expand all
26 26
27 namespace compiler { 27 namespace compiler {
28 28
29 // Target-specific opcodes that specify which assembly sequence to emit. 29 // Target-specific opcodes that specify which assembly sequence to emit.
30 // Most opcodes specify a single instruction. 30 // Most opcodes specify a single instruction.
31 #define ARCH_OPCODE_LIST(V) \ 31 #define ARCH_OPCODE_LIST(V) \
32 V(ArchDeoptimize) \ 32 V(ArchDeoptimize) \
33 V(ArchJmp) \ 33 V(ArchJmp) \
34 V(ArchNop) \ 34 V(ArchNop) \
35 V(ArchRet) \ 35 V(ArchRet) \
36 V(ArchTruncateDoubleToI) \
36 TARGET_ARCH_OPCODE_LIST(V) 37 TARGET_ARCH_OPCODE_LIST(V)
37 38
38 enum ArchOpcode { 39 enum ArchOpcode {
39 #define DECLARE_ARCH_OPCODE(Name) k##Name, 40 #define DECLARE_ARCH_OPCODE(Name) k##Name,
40 ARCH_OPCODE_LIST(DECLARE_ARCH_OPCODE) 41 ARCH_OPCODE_LIST(DECLARE_ARCH_OPCODE)
41 #undef DECLARE_ARCH_OPCODE 42 #undef DECLARE_ARCH_OPCODE
42 #define COUNT_ARCH_OPCODE(Name) +1 43 #define COUNT_ARCH_OPCODE(Name) +1
43 kLastArchOpcode = -1 ARCH_OPCODE_LIST(COUNT_ARCH_OPCODE) 44 kLastArchOpcode = -1 ARCH_OPCODE_LIST(COUNT_ARCH_OPCODE)
44 #undef COUNT_ARCH_OPCODE 45 #undef COUNT_ARCH_OPCODE
45 }; 46 };
(...skipping 62 matching lines...) Expand 10 before | Expand all | Expand 10 after
108 typedef BitField<AddressingMode, 7, 4> AddressingModeField; 109 typedef BitField<AddressingMode, 7, 4> AddressingModeField;
109 typedef BitField<FlagsMode, 11, 2> FlagsModeField; 110 typedef BitField<FlagsMode, 11, 2> FlagsModeField;
110 typedef BitField<FlagsCondition, 13, 5> FlagsConditionField; 111 typedef BitField<FlagsCondition, 13, 5> FlagsConditionField;
111 typedef BitField<int, 13, 19> MiscField; 112 typedef BitField<int, 13, 19> MiscField;
112 113
113 } // namespace compiler 114 } // namespace compiler
114 } // namespace internal 115 } // namespace internal
115 } // namespace v8 116 } // namespace v8
116 117
117 #endif // V8_COMPILER_INSTRUCTION_CODES_H_ 118 #endif // V8_COMPILER_INSTRUCTION_CODES_H_
OLDNEW
« no previous file with comments | « src/compiler/ia32/code-generator-ia32.cc ('k') | src/compiler/instruction-selector.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698