Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(6)

Unified Diff: include/configs/tegra2-common.h

Issue 4841001: Tegra2: implement Warmboot code and lp0_vec (Closed) Base URL: http://git.chromium.org/git/u-boot-next.git@chromeos-v2010.09
Patch Set: Add GPL headers & fix some 80-column issues Created 10 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « include/configs/chromeos/tegra2/seaboard/recovery.h ('k') | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: include/configs/tegra2-common.h
diff --git a/include/configs/tegra2-common.h b/include/configs/tegra2-common.h
old mode 100644
new mode 100755
index 05b647ebdd746dd6b8ed3d883ed90643286d0b49..6918ba82e829636085d36454a66adc61c517350e
--- a/include/configs/tegra2-common.h
+++ b/include/configs/tegra2-common.h
@@ -137,6 +137,7 @@
#define TEGRAPARTS_DEFAULT "system:3680:2bc0:800"
#define TEGRABOOT_DEFAULT "nand"
+
#undef CONFIG_YAFFS2 /* YAFFS2 Support */
#define CONFIG_YAFFS2_TAG_NO_ECC /* Disable YAFFS2 ECC calculation */
/* This is required in order to reduce nand
@@ -207,6 +208,26 @@
#define CONFIG_USB_ETHER_ASIX
#define CONFIG_USB_ETHER_SMSC95XX
+/* Enable Warmboot code and lp0_vec */
+#define CONFIG_TEGRA2_LP0 1
+
+#ifdef CONFIG_TEGRA2_LP0
+#define TEGRA_LP0_DEFAULT_ADDR 0x1C406000 /* inside carveout memory region */
+#define TEGRA_LP0_SIZE 0x2000 /* 8KB */
+
+/* make sure the following has the same value of TEGRA_LP0_DEFAULT_ADDR */
+#define TEGRA_LP0_DEFAULT_ADDR_STR "0x1C406000"
+/* make sure the following has the same value of TEGRA_LP0_SIZE */
+#define TEGRA_LP0_SIZE_STR "0x2000"
+#define AT "@"
+#define LP0_VEC "lp0_vec="
+#else
+#define TEGRA_LP0_DEFAULT_ADDR_STR " "
+#define TEGRA_LP0_SIZE_STR " "
+#define AT " "
+#define LP0_VEC " "
+#endif
+
/* Environment information */
#define CONFIG_DEFAULT_ENV_SETTINGS \
"tegraparts=" TEGRAPARTS_DEFAULT "\0" \
@@ -215,7 +236,8 @@
"console=ttyS0,115200n8\0" \
"mem=" TEGRA2_SYSMEM "\0" \
"smpflag=smp\0" \
- "videospec=tegrafb\0"
+ "videospec=tegrafb\0" \
+ "lp0_vec=" LP0_VEC TEGRA_LP0_SIZE_STR AT TEGRA_LP0_DEFAULT_ADDR_STR "\0"
#define CONFIG_IPADDR 10.0.0.2
#define CONFIG_SERVERIP 10.0.0.1
@@ -272,6 +294,7 @@
"console=${console} " \
"usbcore.old_scheme_first=1 " \
"tegraboot=${tegraboot} " \
+ "${lp0_vec} " \
"tegrap earlyprintk; "\
"bootm ${loadaddr}\0" \
"nandboot=setenv bootcmd " \
@@ -287,6 +310,7 @@
"console=${console} " \
"usbcore.old_scheme_first=1 " \
"tegraboot=${tegraboot} " \
+ "${lp0_vec} " \
"tegrap earlyprintk; "\
"bootm ${loadaddr}\0" \
"nfsboot=setenv bootcmd " \
« no previous file with comments | « include/configs/chromeos/tegra2/seaboard/recovery.h ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698