Chromium Code Reviews

Side by Side Diff: tests_lit/llvm2ice_tests/ebp_args.ll

Issue 483453002: Subzero: Fix the simple register allocation for -Om1. (Closed) Base URL: https://gerrit.chromium.org/gerrit/p/native_client/pnacl-subzero.git@master
Patch Set: Update tests after rebasing Created 6 years, 4 months ago
Use n/p to move between diff chunks; N/P to move between comments.
Jump to:
View unified diff |
« no previous file with comments | « src/IceTargetLoweringX8632.cpp ('k') | tests_lit/llvm2ice_tests/nop-insertion.ll » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; This test originally exhibited a bug in ebp-based stack slots. The 1 ; This test originally exhibited a bug in ebp-based stack slots. The
2 ; problem was that during a function call push sequence, the esp 2 ; problem was that during a function call push sequence, the esp
3 ; adjustment was incorrectly added to the stack/frame offset for 3 ; adjustment was incorrectly added to the stack/frame offset for
4 ; ebp-based frames. 4 ; ebp-based frames.
5 5
6 ; RUN: %llvm2ice -Om1 --target=x8632 --verbose none %s | FileCheck %s 6 ; RUN: %llvm2ice -Om1 --target=x8632 --verbose none %s | FileCheck %s
7 7
8 declare i32 @memcpy_helper2(i32 %buf, i32 %buf2, i32 %n); 8 declare i32 @memcpy_helper2(i32 %buf, i32 %buf2, i32 %n);
9 9
10 define i32 @memcpy_helper(i32 %buf, i32 %n) { 10 define i32 @memcpy_helper(i32 %buf, i32 %n) {
11 entry: 11 entry:
12 %n.arg_trunc = trunc i32 %n to i8 12 %n.arg_trunc = trunc i32 %n to i8
13 %buf2 = alloca i8, i32 128, align 4 13 %buf2 = alloca i8, i32 128, align 4
14 %buf2.asint = ptrtoint i8* %buf2 to i32 14 %buf2.asint = ptrtoint i8* %buf2 to i32
15 %arg_ext = zext i8 %n.arg_trunc to i32 15 %arg_ext = zext i8 %n.arg_trunc to i32
16 %call = call i32 @memcpy_helper2(i32 %buf, i32 %buf2.asint, i32 %arg_ext) 16 %call = call i32 @memcpy_helper2(i32 %buf, i32 %buf2.asint, i32 %arg_ext)
17 ret i32 %call 17 ret i32 %call
18 } 18 }
19 19
20 ; This check sequence is highly specific to the current Om1 lowering 20 ; This check sequence is highly specific to the current Om1 lowering
21 ; and stack slot assignment code, and may need to be relaxed if the 21 ; and stack slot assignment code, and may need to be relaxed if the
22 ; lowering code changes. 22 ; lowering code changes.
23 23
24 ; CHECK: memcpy_helper: 24 ; CHECK-LABEL: memcpy_helper:
25 ; CHECK: push ebx 25 ; CHECK: push ebp
26 ; CHECK: push ebp 26 ; CHECK: mov ebp, esp
27 ; CHECK: mov ebp, esp 27 ; CHECK: sub esp, 24
28 ; CHECK: sub esp, 20 28 ; CHECK: mov eax, dword ptr [ebp+12]
29 ; CHECK: mov eax, dword ptr [ebp+16] 29 ; CHECK: mov dword ptr [ebp-4], eax
30 ; CHECK: mov dword ptr [ebp-4], eax 30 ; CHECK: sub esp, 128
31 ; CHECK: sub esp, 128 31 ; CHECK: mov dword ptr [ebp-8], esp
32 ; CHECK: mov dword ptr [ebp-8], esp 32 ; CHECK: mov eax, dword ptr [ebp-8]
33 ; CHECK: mov eax, dword ptr [ebp-8] 33 ; CHECK: mov dword ptr [ebp-12], eax
34 ; CHECK: mov dword ptr [ebp-12], eax 34 ; CHECK: movzx eax, byte ptr [ebp-4]
35 ; CHECK: movzx eax, byte ptr [ebp-4] 35 ; CHECK: mov dword ptr [ebp-16], eax
36 ; CHECK: mov dword ptr [ebp-16], eax 36 ; CHECK: sub esp, 16
37 ; CHECK: sub esp, 16 37 ; CHECK: mov ecx, dword ptr [ebp+8]
38 ; CHECK: mov ecx, dword ptr [ebp+12] 38 ; CHECK: mov dword ptr [esp], ecx
39 ; CHECK: mov dword ptr [esp], ecx 39 ; CHECK: mov ecx, dword ptr [ebp-12]
40 ; CHECK: mov edx, dword ptr [ebp-12] 40 ; CHECK: mov dword ptr [esp+4], ecx
41 ; CHECK: mov dword ptr [esp+4], edx 41 ; CHECK: mov ecx, dword ptr [ebp-16]
42 ; CHECK: mov ebx, dword ptr [ebp-16] 42 ; CHECK: mov dword ptr [esp+8], ecx
43 ; CHECK: mov dword ptr [esp+8], ebx 43 ; CHECK: call memcpy_helper2
44 ; CHECK: call memcpy_helper2
OLDNEW
« no previous file with comments | « src/IceTargetLoweringX8632.cpp ('k') | tests_lit/llvm2ice_tests/nop-insertion.ll » ('j') | no next file with comments »

Powered by Google App Engine