Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(1)

Side by Side Diff: src/globals.h

Issue 457313003: Reland "MIPS: Add support for arch. revision 6 to mips32 port." (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Rebase Created 6 years, 4 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/base/cpu.cc ('k') | src/mips/assembler-mips.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_GLOBALS_H_ 5 #ifndef V8_GLOBALS_H_
6 #define V8_GLOBALS_H_ 6 #define V8_GLOBALS_H_
7 7
8 #include "include/v8stdint.h" 8 #include "include/v8stdint.h"
9 9
10 #include "src/base/build_config.h" 10 #include "src/base/build_config.h"
(...skipping 593 matching lines...) Expand 10 before | Expand all | Expand 10 after
604 SAHF, 604 SAHF,
605 // ARM 605 // ARM
606 VFP3, 606 VFP3,
607 ARMv7, 607 ARMv7,
608 SUDIV, 608 SUDIV,
609 MLS, 609 MLS,
610 UNALIGNED_ACCESSES, 610 UNALIGNED_ACCESSES,
611 MOVW_MOVT_IMMEDIATE_LOADS, 611 MOVW_MOVT_IMMEDIATE_LOADS,
612 VFP32DREGS, 612 VFP32DREGS,
613 NEON, 613 NEON,
614 // MIPS 614 // MIPS, MIPS64
615 FPU, 615 FPU,
616 FP64FPU,
617 MIPSr1,
618 MIPSr2,
619 MIPSr6,
616 // ARM64 620 // ARM64
617 ALWAYS_ALIGN_CSP, 621 ALWAYS_ALIGN_CSP,
618 NUMBER_OF_CPU_FEATURES 622 NUMBER_OF_CPU_FEATURES
619 }; 623 };
620 624
621 625
622 // Used to specify if a macro instruction must perform a smi check on tagged 626 // Used to specify if a macro instruction must perform a smi check on tagged
623 // values. 627 // values.
624 enum SmiCheckType { 628 enum SmiCheckType {
625 DONT_DO_SMI_CHECK, 629 DONT_DO_SMI_CHECK,
(...skipping 125 matching lines...) Expand 10 before | Expand all | Expand 10 after
751 enum MinusZeroMode { 755 enum MinusZeroMode {
752 TREAT_MINUS_ZERO_AS_ZERO, 756 TREAT_MINUS_ZERO_AS_ZERO,
753 FAIL_ON_MINUS_ZERO 757 FAIL_ON_MINUS_ZERO
754 }; 758 };
755 759
756 } } // namespace v8::internal 760 } } // namespace v8::internal
757 761
758 namespace i = v8::internal; 762 namespace i = v8::internal;
759 763
760 #endif // V8_GLOBALS_H_ 764 #endif // V8_GLOBALS_H_
OLDNEW
« no previous file with comments | « src/base/cpu.cc ('k') | src/mips/assembler-mips.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698