src/base/cpu.h - Issue 453043002: MIPS: Add support for arch. revision 6 to mips32 port.

Side by Side Diff: src/base/cpu.h

Issue 453043002: MIPS: Add support for arch. revision 6 to mips32 port. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge

Patch Set: Addressed comments. Created 6 years, 4 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch | Annotate | Revision Log

OLD	NEW
1 // Copyright 2006-2013 the V8 project authors. All rights reserved.	1 // Copyright 2006-2013 the V8 project authors. All rights reserved.

2 // Use of this source code is governed by a BSD-style license that can be	2 // Use of this source code is governed by a BSD-style license that can be

3 // found in the LICENSE file.	3 // found in the LICENSE file.

4	4

5 // This module contains the architecture-specific code. This make the rest of	5 // This module contains the architecture-specific code. This make the rest of

6 // the code less dependent on differences between different processor	6 // the code less dependent on differences between different processor

7 // architecture.	7 // architecture.

8 // The classes have the same definition for all architectures. The	8 // The classes have the same definition for all architectures. The

9 // implementation for a particular architecture is put in cpu_<arch>.cc.	9 // implementation for a particular architecture is put in cpu_<arch>.cc.

10 // The build system then uses the implementation for the target architecture.	10 // The build system then uses the implementation for the target architecture.

(...skipping 59 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
70 bool has_sse42() const { return has_sse42_; }	70 bool has_sse42() const { return has_sse42_; }

71	71

72 // arm features	72 // arm features

73 bool has_idiva() const { return has_idiva_; }	73 bool has_idiva() const { return has_idiva_; }

74 bool has_neon() const { return has_neon_; }	74 bool has_neon() const { return has_neon_; }

75 bool has_thumb2() const { return has_thumb2_; }	75 bool has_thumb2() const { return has_thumb2_; }

76 bool has_vfp() const { return has_vfp_; }	76 bool has_vfp() const { return has_vfp_; }

77 bool has_vfp3() const { return has_vfp3_; }	77 bool has_vfp3() const { return has_vfp3_; }

78 bool has_vfp3_d32() const { return has_vfp3_d32_; }	78 bool has_vfp3_d32() const { return has_vfp3_d32_; }

79	79

	80 // mips features

	81 bool is_fp64_mode() const { return is_fp64_mode_; }

	82

80 private:	83 private:

81 char vendor_[13];	84 char vendor_[13];

82 int stepping_;	85 int stepping_;

83 int model_;	86 int model_;

84 int ext_model_;	87 int ext_model_;

85 int family_;	88 int family_;

86 int ext_family_;	89 int ext_family_;

87 int type_;	90 int type_;

88 int implementer_;	91 int implementer_;

89 int architecture_;	92 int architecture_;

90 int part_;	93 int part_;

91 bool has_fpu_;	94 bool has_fpu_;

92 bool has_cmov_;	95 bool has_cmov_;

93 bool has_sahf_;	96 bool has_sahf_;

94 bool has_mmx_;	97 bool has_mmx_;

95 bool has_sse_;	98 bool has_sse_;

96 bool has_sse2_;	99 bool has_sse2_;

97 bool has_sse3_;	100 bool has_sse3_;

98 bool has_ssse3_;	101 bool has_ssse3_;

99 bool has_sse41_;	102 bool has_sse41_;

100 bool has_sse42_;	103 bool has_sse42_;

101 bool has_idiva_;	104 bool has_idiva_;

102 bool has_neon_;	105 bool has_neon_;

103 bool has_thumb2_;	106 bool has_thumb2_;

104 bool has_vfp_;	107 bool has_vfp_;

105 bool has_vfp3_;	108 bool has_vfp3_;

106 bool has_vfp3_d32_;	109 bool has_vfp3_d32_;

	110 bool is_fp64_mode_;

107 };	111 };

108	112

109 } } // namespace v8::base	113 } } // namespace v8::base

110	114

111 #endif // V8_BASE_CPU_H_	115 #endif // V8_BASE_CPU_H_

OLD	NEW

« no previous file with comments | « src/base/atomicops_internals_mips_gcc.h ('k') | src/base/cpu.cc » ('j') | no next file with comments »