OLD | NEW |
1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
4 | 4 |
5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ | 5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ |
6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ | 6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ |
7 | 7 |
8 namespace v8 { | 8 namespace v8 { |
9 namespace internal { | 9 namespace internal { |
10 namespace compiler { | 10 namespace compiler { |
(...skipping 45 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
56 V(Arm64Drop) \ | 56 V(Arm64Drop) \ |
57 V(Arm64Float64Cmp) \ | 57 V(Arm64Float64Cmp) \ |
58 V(Arm64Float64Add) \ | 58 V(Arm64Float64Add) \ |
59 V(Arm64Float64Sub) \ | 59 V(Arm64Float64Sub) \ |
60 V(Arm64Float64Mul) \ | 60 V(Arm64Float64Mul) \ |
61 V(Arm64Float64Div) \ | 61 V(Arm64Float64Div) \ |
62 V(Arm64Float64Mod) \ | 62 V(Arm64Float64Mod) \ |
63 V(Arm64Int32ToInt64) \ | 63 V(Arm64Int32ToInt64) \ |
64 V(Arm64Int64ToInt32) \ | 64 V(Arm64Int64ToInt32) \ |
65 V(Arm64Float64ToInt32) \ | 65 V(Arm64Float64ToInt32) \ |
| 66 V(Arm64Float64ToUint32) \ |
66 V(Arm64Int32ToFloat64) \ | 67 V(Arm64Int32ToFloat64) \ |
| 68 V(Arm64Uint32ToFloat64) \ |
67 V(Arm64Float64Load) \ | 69 V(Arm64Float64Load) \ |
68 V(Arm64Float64Store) \ | 70 V(Arm64Float64Store) \ |
69 V(Arm64LoadWord8) \ | 71 V(Arm64LoadWord8) \ |
70 V(Arm64StoreWord8) \ | 72 V(Arm64StoreWord8) \ |
71 V(Arm64LoadWord16) \ | 73 V(Arm64LoadWord16) \ |
72 V(Arm64StoreWord16) \ | 74 V(Arm64StoreWord16) \ |
73 V(Arm64LoadWord32) \ | 75 V(Arm64LoadWord32) \ |
74 V(Arm64StoreWord32) \ | 76 V(Arm64StoreWord32) \ |
75 V(Arm64LoadWord64) \ | 77 V(Arm64LoadWord64) \ |
76 V(Arm64StoreWord64) \ | 78 V(Arm64StoreWord64) \ |
(...skipping 15 matching lines...) Expand all Loading... |
92 // MRR = [register + register] | 94 // MRR = [register + register] |
93 #define TARGET_ADDRESSING_MODE_LIST(V) \ | 95 #define TARGET_ADDRESSING_MODE_LIST(V) \ |
94 V(MRI) /* [%r0 + K] */ \ | 96 V(MRI) /* [%r0 + K] */ \ |
95 V(MRR) /* [%r0 + %r1] */ | 97 V(MRR) /* [%r0 + %r1] */ |
96 | 98 |
97 } // namespace internal | 99 } // namespace internal |
98 } // namespace compiler | 100 } // namespace compiler |
99 } // namespace v8 | 101 } // namespace v8 |
100 | 102 |
101 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ | 103 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ |
OLD | NEW |