Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(156)

Side by Side Diff: tests_lit/llvm2ice_tests/vector-arith.ll

Issue 411693003: Validate the assembly code that Subzero generates in unit tests. (Closed) Base URL: https://gerrit.chromium.org/gerrit/p/native_client/pnacl-subzero.git@master
Patch Set: Comment out failing RUN lines. Created 6 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/vector-arg.ll ('k') | tests_lit/llvm2ice_tests/vector-bitcast.ll » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; This test checks support for vector arithmetic. 1 ; This test checks support for vector arithmetic.
2 2
3 ; RUN: %llvm2ice -O2 --verbose none %s | FileCheck %s 3 ; RUN: %llvm2ice -O2 --verbose none %s | FileCheck %s
4 ; RUN: %llvm2ice -Om1 --verbose none %s | FileCheck %s 4 ; RUN: %llvm2ice -Om1 --verbose none %s | FileCheck %s
5 ; RUN: %llvm2ice -O2 --verbose none %s | llvm-mc -x86-asm-syntax=intel
6 ; RUN: %llvm2ice -Om1 --verbose none %s | llvm-mc -x86-asm-syntax=intel
5 ; RUN: %llvm2ice --verbose none %s | FileCheck --check-prefix=ERRORS %s 7 ; RUN: %llvm2ice --verbose none %s | FileCheck --check-prefix=ERRORS %s
6 ; RUN: %llvm2iceinsts %s | %szdiff %s | FileCheck --check-prefix=DUMP %s 8 ; RUN: %llvm2iceinsts %s | %szdiff %s | FileCheck --check-prefix=DUMP %s
7 ; RUN: %llvm2iceinsts --pnacl %s | %szdiff %s \ 9 ; RUN: %llvm2iceinsts --pnacl %s | %szdiff %s \
8 ; RUN: | FileCheck --check-prefix=DUMP %s 10 ; RUN: | FileCheck --check-prefix=DUMP %s
9 11
10 define <4 x float> @test_fadd(<4 x float> %arg0, <4 x float> %arg1) { 12 define <4 x float> @test_fadd(<4 x float> %arg0, <4 x float> %arg1) {
11 entry: 13 entry:
12 %res = fadd <4 x float> %arg0, %arg1 14 %res = fadd <4 x float> %arg0, %arg1
13 ret <4 x float> %res 15 ret <4 x float> %res
14 ; CHECK-LABEL: test_fadd: 16 ; CHECK-LABEL: test_fadd:
(...skipping 340 matching lines...) Expand 10 before | Expand all | Expand 10 after
355 define <4 x i32> @test_srem_v4i32(<4 x i32> %arg0, <4 x i32> %arg1) { 357 define <4 x i32> @test_srem_v4i32(<4 x i32> %arg0, <4 x i32> %arg1) {
356 entry: 358 entry:
357 %res = srem <4 x i32> %arg0, %arg1 359 %res = srem <4 x i32> %arg0, %arg1
358 ret <4 x i32> %res 360 ret <4 x i32> %res
359 ; CHECK-LABEL: test_srem_v4i32: 361 ; CHECK-LABEL: test_srem_v4i32:
360 ; CHECK: Sz_srem_v4i32 362 ; CHECK: Sz_srem_v4i32
361 } 363 }
362 364
363 ; ERRORS-NOT: ICE translation error 365 ; ERRORS-NOT: ICE translation error
364 ; DUMP-NOT: SZ 366 ; DUMP-NOT: SZ
OLDNEW
« no previous file with comments | « tests_lit/llvm2ice_tests/vector-arg.ll ('k') | tests_lit/llvm2ice_tests/vector-bitcast.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698