Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(176)

Side by Side Diff: tests_lit/llvm2ice_tests/vector-ops.ll

Issue 410743005: Ensure that llvm-mc parses unit tests in x86-32 mode. (Closed) Base URL: https://gerrit.chromium.org/gerrit/p/native_client/pnacl-subzero.git@master
Patch Set: Remove redundant test line. Created 6 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/vector-cast.ll ('k') | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; This checks support for insertelement and extractelement. 1 ; This checks support for insertelement and extractelement.
2 2
3 ; RUN: %llvm2ice --verbose inst %s | FileCheck %s 3 ; RUN: %llvm2ice --verbose inst %s | FileCheck %s
4 ; RUN: %llvm2ice -O2 --verbose none %s | llvm-mc -x86-asm-syntax=intel 4 ; RUN: %llvm2ice -O2 --verbose none %s \
5 ; RUN: %llvm2ice -Om1 --verbose none %s | llvm-mc -x86-asm-syntax=intel 5 ; RUN: | llvm-mc -arch=x86 -x86-asm-syntax=intel -filetype=obj
6 ; RUN: %llvm2ice -Om1 --verbose none %s \
7 ; RUN: | llvm-mc -arch=x86 -x86-asm-syntax=intel -filetype=obj
6 ; RUN: %llvm2ice --verbose none %s | FileCheck --check-prefix=ERRORS %s 8 ; RUN: %llvm2ice --verbose none %s | FileCheck --check-prefix=ERRORS %s
7 ; RUN: %llvm2iceinsts %s | %szdiff %s | FileCheck --check-prefix=DUMP %s 9 ; RUN: %llvm2iceinsts %s | %szdiff %s | FileCheck --check-prefix=DUMP %s
8 ; RUN: %llvm2iceinsts --pnacl %s | %szdiff %s \ 10 ; RUN: %llvm2iceinsts --pnacl %s | %szdiff %s \
9 ; RUN: | FileCheck --check-prefix=DUMP %s 11 ; RUN: | FileCheck --check-prefix=DUMP %s
10 12
11 ; insertelement operations 13 ; insertelement operations
12 14
13 define <4 x float> @insertelement_v4f32(<4 x float> %vec, float %elt) { 15 define <4 x float> @insertelement_v4f32(<4 x float> %vec, float %elt) {
14 entry: 16 entry:
15 %res = insertelement <4 x float> %vec, float %elt, i32 1 17 %res = insertelement <4 x float> %vec, float %elt, i32 1
(...skipping 124 matching lines...) Expand 10 before | Expand all | Expand 10 after
140 %res.ext = zext i1 %res to i32 142 %res.ext = zext i1 %res to i32
141 ret i32 %res.ext 143 ret i32 %res.ext
142 ; CHECK-LABEL: extractelement_v16i1: 144 ; CHECK-LABEL: extractelement_v16i1:
143 ; CHECK: movups 145 ; CHECK: movups
144 ; CHECK: lea 146 ; CHECK: lea
145 ; CHECK: mov 147 ; CHECK: mov
146 } 148 }
147 149
148 ; ERRORS-NOT: ICE translation error 150 ; ERRORS-NOT: ICE translation error
149 ; DUMP-NOT: SZ 151 ; DUMP-NOT: SZ
OLDNEW
« no previous file with comments | « tests_lit/llvm2ice_tests/vector-cast.ll ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698