Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(200)

Unified Diff: tests_lit/llvm2ice_tests/nacl-other-intrinsics.ll

Issue 407093014: Fix legalization of source operand to bsr and bsf. (Closed) Base URL: https://gerrit.chromium.org/gerrit/p/native_client/pnacl-subzero.git@master
Patch Set: Created 6 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « src/IceTargetLoweringX8632.cpp ('k') | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/llvm2ice_tests/nacl-other-intrinsics.ll
diff --git a/tests_lit/llvm2ice_tests/nacl-other-intrinsics.ll b/tests_lit/llvm2ice_tests/nacl-other-intrinsics.ll
index d36ab5e2b6a4b82899e13d98dfbe8592b56a5901..beba9cce22e7068dfcce61e438cc75f9cae7dfa3 100644
--- a/tests_lit/llvm2ice_tests/nacl-other-intrinsics.ll
+++ b/tests_lit/llvm2ice_tests/nacl-other-intrinsics.ll
@@ -8,9 +8,8 @@
; some code is optimized out.
; RUN: %llvm2ice -O2 --verbose none %s | FileCheck %s --check-prefix=CHECKO2REM
-; TODO: The next two lines cause this test to fail.
-; RUIN: %llvm2ice -O2 --verbose none %s | llvm-mc -x86-asm-syntax=intel
-; RUIN: %llvm2ice -Om1 --verbose none %s | llvm-mc -x86-asm-syntax=intel
+; RUN: %llvm2ice -O2 --verbose none %s | llvm-mc -x86-asm-syntax=intel
+; RUN: %llvm2ice -Om1 --verbose none %s | llvm-mc -x86-asm-syntax=intel
; RUN: %llvm2ice --verbose none %s | FileCheck --check-prefix=ERRORS %s
; RUN: %llvm2iceinsts %s | %szdiff %s | FileCheck --check-prefix=DUMP %s
; RUN: %llvm2iceinsts --pnacl %s | %szdiff %s \
@@ -310,8 +309,10 @@ entry:
ret i32 %r
}
; Could potentially constant fold this, but the front-end should have done that.
+; The dest operand must be a register and the source operand must be a register
+; or memory.
; CHECK-LABEL: test_ctlz_32_const
-; CHECK: bsr
+; CHECK: bsr e{{.*}}, {{.*}}e{{.*}}
define i32 @test_ctlz_32_ignored(i32 %x) {
entry:
@@ -346,8 +347,9 @@ entry:
ret i32 %r2
}
; CHECK-LABEL: test_ctlz_64_const
-; CHECK: bsr
-; CHECK: bsr
+; CHECK: bsr e{{.*}}, {{.*}}e{{.*}}
+; CHECK: bsr e{{.*}}, {{.*}}e{{.*}}
+
define i32 @test_ctlz_64_ignored(i64 %x) {
entry:
« no previous file with comments | « src/IceTargetLoweringX8632.cpp ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698