| Index: src/mips/debug-mips.cc
|
| diff --git a/src/mips/debug-mips.cc b/src/mips/debug-mips.cc
|
| index 424a87a14803299d7b3e9596e7ff94cf9f04ba45..ef28f3362fbbe6ae8f80d87d1cf9985fa9221186 100644
|
| --- a/src/mips/debug-mips.cc
|
| +++ b/src/mips/debug-mips.cc
|
| @@ -193,31 +193,27 @@ void DebugCodegen::GenerateLoadICDebugBreak(MacroAssembler* masm) {
|
|
|
| void DebugCodegen::GenerateStoreICDebugBreak(MacroAssembler* masm) {
|
| // Calling convention for IC store (from ic-mips.cc).
|
| - // ----------- S t a t e -------------
|
| - // -- a0 : value
|
| - // -- a1 : receiver
|
| - // -- a2 : name
|
| - // -- ra : return address
|
| - // -----------------------------------
|
| - // Registers a0, a1, and a2 contain objects that need to be pushed on the
|
| - // expression stack of the fake JS frame.
|
| - Generate_DebugBreakCallHelper(masm, a0.bit() | a1.bit() | a2.bit(), 0);
|
| + Register receiver = StoreIC::ReceiverRegister();
|
| + Register name = StoreIC::NameRegister();
|
| + Register value = StoreIC::ValueRegister();
|
| + Generate_DebugBreakCallHelper(
|
| + masm, receiver.bit() | name.bit() | value.bit(), 0);
|
| }
|
|
|
|
|
| void DebugCodegen::GenerateKeyedLoadICDebugBreak(MacroAssembler* masm) {
|
| - // Calling convention for keyed IC load (from ic-arm.cc).
|
| + // Calling convention for keyed IC load (from ic-mips.cc).
|
| GenerateLoadICDebugBreak(masm);
|
| }
|
|
|
|
|
| void DebugCodegen::GenerateKeyedStoreICDebugBreak(MacroAssembler* masm) {
|
| - // ---------- S t a t e --------------
|
| - // -- a0 : value
|
| - // -- a1 : key
|
| - // -- a2 : receiver
|
| - // -- ra : return address
|
| - Generate_DebugBreakCallHelper(masm, a0.bit() | a1.bit() | a2.bit(), 0);
|
| + // Calling convention for IC keyed store call (from ic-mips.cc).
|
| + Register receiver = KeyedStoreIC::ReceiverRegister();
|
| + Register name = KeyedStoreIC::NameRegister();
|
| + Register value = KeyedStoreIC::ValueRegister();
|
| + Generate_DebugBreakCallHelper(
|
| + masm, receiver.bit() | name.bit() | value.bit(), 0);
|
| }
|
|
|
|
|
|
|