Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(891)

Unified Diff: tests_lit/llvm2ice_tests/vector-cast.ll

Issue 383303003: Lower casting operations that involve vector types. (Closed) Base URL: https://gerrit.chromium.org/gerrit/p/native_client/pnacl-subzero.git@master
Patch Set: Rebase and make bitcast changes Created 6 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/vector-bitcast.ll ('k') | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/llvm2ice_tests/vector-cast.ll
diff --git a/tests_lit/llvm2ice_tests/vector-cast.ll b/tests_lit/llvm2ice_tests/vector-cast.ll
new file mode 100644
index 0000000000000000000000000000000000000000..84dd7dba46cdb2029f1dd01446487bf2caadf9e7
--- /dev/null
+++ b/tests_lit/llvm2ice_tests/vector-cast.ll
@@ -0,0 +1,164 @@
+; This file tests casting / conversion operations that apply to vector types.
+; bitcast operations are in vector-bitcast.ll.
+
+; RUN: %llvm2ice -O2 --verbose none %s | FileCheck %s
+; RUN: %llvm2ice -Om1 --verbose none %s | FileCheck %s
+; RUN: %llvm2ice --verbose none %s | FileCheck --check-prefix=ERRORS %s
+; RUN: %llvm2iceinsts %s | %szdiff %s | FileCheck --check-prefix=DUMP %s
+; RUN: %llvm2iceinsts --pnacl %s | %szdiff %s \
+; RUN: | FileCheck --check-prefix=DUMP %s
+
+; sext operations
+
+define <16 x i8> @test_sext_v16i1_to_v16i8(<16 x i1> %arg) {
+entry:
+ %res = sext <16 x i1> %arg to <16 x i8>
+ ret <16 x i8> %res
+
+; CHECK-LABEL: test_sext_v16i1_to_v16i8:
+; CHECK: pxor
+; CHECK: pcmpeqb
+; CHECK: psubb
+; CHECK: pand
+; CHECK: pxor
+; CHECK: pcmpgtb
+}
+
+define <8 x i16> @test_sext_v8i1_to_v8i16(<8 x i1> %arg) {
+entry:
+ %res = sext <8 x i1> %arg to <8 x i16>
+ ret <8 x i16> %res
+
+; CHECK-LABEL: test_sext_v8i1_to_v8i16:
+; CHECK: psllw {{.*}}, 15
+; CHECK: psraw {{.*}}, 15
+}
+
+define <4 x i32> @test_sext_v4i1_to_v4i32(<4 x i1> %arg) {
+entry:
+ %res = sext <4 x i1> %arg to <4 x i32>
+ ret <4 x i32> %res
+
+; CHECK-LABEL: test_sext_v4i1_to_v4i32:
+; CHECK: pslld {{.*}}, 31
+; CHECK: psrad {{.*}}, 31
+}
+
+; zext operations
+
+define <16 x i8> @test_zext_v16i1_to_v16i8(<16 x i1> %arg) {
+entry:
+ %res = zext <16 x i1> %arg to <16 x i8>
+ ret <16 x i8> %res
+
+; CHECK-LABEL: test_zext_v16i1_to_v16i8:
+; CHECK: pxor
+; CHECK: pcmpeqb
+; CHECK: psubb
+; CHECK: pand
+}
+
+define <8 x i16> @test_zext_v8i1_to_v8i16(<8 x i1> %arg) {
+entry:
+ %res = zext <8 x i1> %arg to <8 x i16>
+ ret <8 x i16> %res
+
+; CHECK-LABEL: test_zext_v8i1_to_v8i16:
+; CHECK: pxor
+; CHECK: pcmpeqw
+; CHECK: psubw
+; CHECK: pand
+}
+
+define <4 x i32> @test_zext_v4i1_to_v4i32(<4 x i1> %arg) {
+entry:
+ %res = zext <4 x i1> %arg to <4 x i32>
+ ret <4 x i32> %res
+
+; CHECK-LABEL: test_zext_v4i1_to_v4i32:
+; CHECK: pxor
+; CHECK: pcmpeqd
+; CHECK: psubd
+; CHECK: pand
+}
+
+; trunc operations
+
+define <16 x i1> @test_trunc_v16i8_to_v16i1(<16 x i8> %arg) {
+entry:
+ %res = trunc <16 x i8> %arg to <16 x i1>
+ ret <16 x i1> %res
+
+; CHECK-LABEL: test_trunc_v16i8_to_v16i1:
+; CHECK: pxor
+; CHECK: pcmpeqb
+; CHECK: psubb
+; CHECK: pand
+}
+
+define <8 x i1> @test_trunc_v8i16_to_v8i1(<8 x i16> %arg) {
+entry:
+ %res = trunc <8 x i16> %arg to <8 x i1>
+ ret <8 x i1> %res
+
+; CHECK-LABEL: test_trunc_v8i16_to_v8i1:
+; CHECK: pxor
+; CHECK: pcmpeqw
+; CHECK: psubw
+; CHECK: pand
+}
+
+define <4 x i1> @test_trunc_v4i32_to_v4i1(<4 x i32> %arg) {
+entry:
+ %res = trunc <4 x i32> %arg to <4 x i1>
+ ret <4 x i1> %res
+
+; CHECK-LABEL: test_trunc_v4i32_to_v4i1:
+; CHECK: pxor
+; CHECK: pcmpeqd
+; CHECK: psubd
+; CHECK: pand
+}
+
+; fpto[us]i operations
+
+define <4 x i32> @test_fptosi_v4f32_to_v4i32(<4 x float> %arg) {
+entry:
+ %res = fptosi <4 x float> %arg to <4 x i32>
+ ret <4 x i32> %res
+
+; CHECK-LABEL: test_fptosi_v4f32_to_v4i32:
+; CHECK: cvtps2dq
+}
+
+define <4 x i32> @test_fptoui_v4f32_to_v4i32(<4 x float> %arg) {
+entry:
+ %res = fptoui <4 x float> %arg to <4 x i32>
+ ret <4 x i32> %res
+
+; CHECK-LABEL: test_fptoui_v4f32_to_v4i32:
+; CHECK: call Sz_fptoui_v4f32
+}
+
+; [su]itofp operations
+
+define <4 x float> @test_sitofp_v4i32_to_v4f32(<4 x i32> %arg) {
+entry:
+ %res = sitofp <4 x i32> %arg to <4 x float>
+ ret <4 x float> %res
+
+; CHECK-LABEL: test_sitofp_v4i32_to_v4f32:
+; CHECK: cvtdq2ps
+}
+
+define <4 x float> @test_uitofp_v4i32_to_v4f32(<4 x i32> %arg) {
+entry:
+ %res = uitofp <4 x i32> %arg to <4 x float>
+ ret <4 x float> %res
+
+; CHECK-LABEL: test_uitofp_v4i32_to_v4f32:
+; CHECK: call Sz_uitofp_v4i32
+}
+
+; ERRORS-NOT: ICE translation error
+; DUMP-NOT: SZ
« no previous file with comments | « tests_lit/llvm2ice_tests/vector-bitcast.ll ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698