Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(141)

Side by Side Diff: src/arm/cpu-arm.cc

Issue 356463004: ARM: Fix inline assembly (r21949) for Clang. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Created 6 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2006-2009 the V8 project authors. All rights reserved. 1 // Copyright 2006-2009 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 // CPU specific code for arm independent of OS goes here. 5 // CPU specific code for arm independent of OS goes here.
6 #ifdef __arm__ 6 #ifdef __arm__
7 #ifdef __QNXNTO__ 7 #ifdef __QNXNTO__
8 #include <sys/mman.h> // for cache flushing. 8 #include <sys/mman.h> // for cache flushing.
9 #undef MAP_TYPE 9 #undef MAP_TYPE
10 #else 10 #else
(...skipping 34 matching lines...) Expand 10 before | Expand all | Expand 10 after
45 45
46 asm volatile( 46 asm volatile(
47 // This assembly works for both ARM and Thumb targets. 47 // This assembly works for both ARM and Thumb targets.
48 48
49 // Preserve r7; it is callee-saved, and GCC uses it as a frame pointer for 49 // Preserve r7; it is callee-saved, and GCC uses it as a frame pointer for
50 // Thumb targets. 50 // Thumb targets.
51 " push {r7}\n" 51 " push {r7}\n"
52 // r0 = beg 52 // r0 = beg
53 // r1 = end 53 // r1 = end
54 // r2 = flags (0) 54 // r2 = flags (0)
55 " ldr r7, =%[scno]\n" // r7 = syscall number 55 " ldr r7, =%c[scno]\n" // r7 = syscall number
56 " svc 0\n" 56 " svc 0\n"
57 57
58 " pop {r7}\n" 58 " pop {r7}\n"
59 : 59 :
60 : "r" (beg), "r" (end), "r" (flg), [scno] "i" (__ARM_NR_cacheflush) 60 : "r" (beg), "r" (end), "r" (flg), [scno] "i" (__ARM_NR_cacheflush)
61 : "memory"); 61 : "memory");
62 #endif 62 #endif
63 } 63 }
64 64
65 } } // namespace v8::internal 65 } } // namespace v8::internal
66 66
67 #endif // V8_TARGET_ARCH_ARM 67 #endif // V8_TARGET_ARCH_ARM
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698