Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(59)

Side by Side Diff: src/mips/assembler-mips.cc

Issue 306453005: Replace some calls to MemCopy with small constant sizes with memcpy (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Created 6 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/gdb-jit.cc ('k') | src/mips/simulator-mips.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are 5 // modification, are permitted provided that the following conditions are
6 // met: 6 // met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 1657 matching lines...) Expand 10 before | Expand all | Expand 10 after
1668 } 1668 }
1669 1669
1670 1670
1671 void Assembler::cfc1(Register rt, FPUControlRegister fs) { 1671 void Assembler::cfc1(Register rt, FPUControlRegister fs) {
1672 GenInstrRegister(COP1, CFC1, rt, fs); 1672 GenInstrRegister(COP1, CFC1, rt, fs);
1673 } 1673 }
1674 1674
1675 1675
1676 void Assembler::DoubleAsTwoUInt32(double d, uint32_t* lo, uint32_t* hi) { 1676 void Assembler::DoubleAsTwoUInt32(double d, uint32_t* lo, uint32_t* hi) {
1677 uint64_t i; 1677 uint64_t i;
1678 MemCopy(&i, &d, 8); 1678 memcpy(&i, &d, 8);
1679 1679
1680 *lo = i & 0xffffffff; 1680 *lo = i & 0xffffffff;
1681 *hi = i >> 32; 1681 *hi = i >> 32;
1682 } 1682 }
1683 1683
1684 1684
1685 // Arithmetic. 1685 // Arithmetic.
1686 1686
1687 void Assembler::add_d(FPURegister fd, FPURegister fs, FPURegister ft) { 1687 void Assembler::add_d(FPURegister fd, FPURegister fs, FPURegister ft) {
1688 GenInstrRegister(COP1, D, ft, fs, fd, ADD_D); 1688 GenInstrRegister(COP1, D, ft, fs, fd, ADD_D);
(...skipping 623 matching lines...) Expand 10 before | Expand all | Expand 10 after
2312 void Assembler::PopulateConstantPool(ConstantPoolArray* constant_pool) { 2312 void Assembler::PopulateConstantPool(ConstantPoolArray* constant_pool) {
2313 // No out-of-line constant pool support. 2313 // No out-of-line constant pool support.
2314 ASSERT(!FLAG_enable_ool_constant_pool); 2314 ASSERT(!FLAG_enable_ool_constant_pool);
2315 return; 2315 return;
2316 } 2316 }
2317 2317
2318 2318
2319 } } // namespace v8::internal 2319 } } // namespace v8::internal
2320 2320
2321 #endif // V8_TARGET_ARCH_MIPS 2321 #endif // V8_TARGET_ARCH_MIPS
OLDNEW
« no previous file with comments | « src/gdb-jit.cc ('k') | src/mips/simulator-mips.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698