Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(320)

Side by Side Diff: celt/arm/armcpu.c

Issue 28553003: Updating Opus to a pre-release of 1.1 (Closed) Base URL: svn://svn.chromium.org/chrome/trunk/deps/third_party/opus
Patch Set: Removing failing file Created 7 years, 2 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « celt/arm/armcpu.h ('k') | celt/arm/fixed_armv4.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
(Empty)
1 /* Copyright (c) 2010 Xiph.Org Foundation
2 * Copyright (c) 2013 Parrot */
3 /*
4 Redistribution and use in source and binary forms, with or without
5 modification, are permitted provided that the following conditions
6 are met:
7
8 - Redistributions of source code must retain the above copyright
9 notice, this list of conditions and the following disclaimer.
10
11 - Redistributions in binary form must reproduce the above copyright
12 notice, this list of conditions and the following disclaimer in the
13 documentation and/or other materials provided with the distribution.
14
15 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16 ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17 LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18 A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
19 OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
20 EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
21 PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
22 PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
23 LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
24 NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
25 SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 */
27
28 /* Original code from libtheora modified to suit to Opus */
29
30 #ifdef HAVE_CONFIG_H
31 #include "config.h"
32 #endif
33
34 #ifdef OPUS_HAVE_RTCD
35
36 #include "armcpu.h"
37 #include "cpu_support.h"
38 #include "os_support.h"
39 #include "opus_types.h"
40
41 #define OPUS_CPU_ARM_V4 (1)
42 #define OPUS_CPU_ARM_EDSP (1<<1)
43 #define OPUS_CPU_ARM_MEDIA (1<<2)
44 #define OPUS_CPU_ARM_NEON (1<<3)
45
46 #if defined(_MSC_VER)
47 /*For GetExceptionCode() and EXCEPTION_ILLEGAL_INSTRUCTION.*/
48 # define WIN32_LEAN_AND_MEAN
49 # define WIN32_EXTRA_LEAN
50 # include <windows.h>
51
52 static inline opus_uint32 opus_cpu_capabilities(void){
53 opus_uint32 flags;
54 flags=0;
55 /* MSVC has no inline __asm support for ARM, but it does let you __emit
56 * instructions via their assembled hex code.
57 * All of these instructions should be essentially nops. */
58 # if defined(ARMv5E_ASM)
59 __try{
60 /*PLD [r13]*/
61 __emit(0xF5DDF000);
62 flags|=OPUS_CPU_ARM_EDSP;
63 }
64 __except(GetExceptionCode()==EXCEPTION_ILLEGAL_INSTRUCTION){
65 /*Ignore exception.*/
66 }
67 # if defined(ARMv6E_ASM)
68 __try{
69 /*SHADD8 r3,r3,r3*/
70 __emit(0xE6333F93);
71 flags|=OPUS_CPU_ARM_MEDIA;
72 }
73 __except(GetExceptionCode()==EXCEPTION_ILLEGAL_INSTRUCTION){
74 /*Ignore exception.*/
75 }
76 # if defined(ARM_HAVE_NEON)
77 __try{
78 /*VORR q0,q0,q0*/
79 __emit(0xF2200150);
80 flags|=OPUS_CPU_ARM_NEON;
81 }
82 __except(GetExceptionCode()==EXCEPTION_ILLEGAL_INSTRUCTION){
83 /*Ignore exception.*/
84 }
85 # endif
86 # endif
87 # endif
88 return flags;
89 }
90
91 #elif defined(__linux__)
92 /* Linux based */
93 opus_uint32 opus_cpu_capabilities(void)
94 {
95 opus_uint32 flags = 0;
96 FILE *cpuinfo;
97
98 /* Reading /proc/self/auxv would be easier, but that doesn't work reliably on
99 * Android */
100 cpuinfo = fopen("/proc/cpuinfo", "r");
101
102 if(cpuinfo != NULL)
103 {
104 /* 512 should be enough for anybody (it's even enough for all the flags that
105 * x86 has accumulated... so far). */
106 char buf[512];
107
108 while(fgets(buf, 512, cpuinfo) != NULL)
109 {
110 /* Search for edsp and neon flag */
111 if(memcmp(buf, "Features", 8) == 0)
112 {
113 char *p;
114 p = strstr(buf, " edsp");
115 if(p != NULL && (p[5] == ' ' || p[5] == '\n'))
116 flags |= OPUS_CPU_ARM_EDSP;
117
118 p = strstr(buf, " neon");
119 if(p != NULL && (p[5] == ' ' || p[5] == '\n'))
120 flags |= OPUS_CPU_ARM_NEON;
121 }
122
123 /* Search for media capabilities (>= ARMv6) */
124 if(memcmp(buf, "CPU architecture:", 17) == 0)
125 {
126 int version;
127 version = atoi(buf+17);
128
129 if(version >= 6)
130 flags |= OPUS_CPU_ARM_MEDIA;
131 }
132 }
133
134 fclose(cpuinfo);
135 }
136 return flags;
137 }
138 #else
139 /* The feature registers which can tell us what the processor supports are
140 * accessible in priveleged modes only, so we can't have a general user-space
141 * detection method like on x86.*/
142 # error "Configured to use ARM asm but no CPU detection method available for " \
143 "your platform. Reconfigure with --disable-rtcd (or send patches)."
144 #endif
145
146 int opus_select_arch(void)
147 {
148 opus_uint32 flags = opus_cpu_capabilities();
149 int arch = 0;
150
151 if(!(flags & OPUS_CPU_ARM_EDSP))
152 return arch;
153 arch++;
154
155 if(!(flags & OPUS_CPU_ARM_MEDIA))
156 return arch;
157 arch++;
158
159 if(!(flags & OPUS_CPU_ARM_NEON))
160 return arch;
161 arch++;
162
163 return arch;
164 }
165
166 #endif
OLDNEW
« no previous file with comments | « celt/arm/armcpu.h ('k') | celt/arm/fixed_armv4.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698