Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(575)

Unified Diff: src/mips/macro-assembler-mips.h

Issue 2801683003: MIPS[64]: Support for some SIMD operations (8) (Closed)
Patch Set: Rebase Created 3 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « src/mips/constants-mips.h ('k') | src/mips/macro-assembler-mips.cc » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: src/mips/macro-assembler-mips.h
diff --git a/src/mips/macro-assembler-mips.h b/src/mips/macro-assembler-mips.h
index 3b2539e408868d9cc2053549b51136444e803c32..d7378317cc8faa155d556a57738c691833809dc3 100644
--- a/src/mips/macro-assembler-mips.h
+++ b/src/mips/macro-assembler-mips.h
@@ -913,6 +913,12 @@ class MacroAssembler: public Assembler {
BranchF64(bd, target, nan, cc, cmp1, cmp2);
}
+ void BranchMSA(Label* target, MSABranchDF df, MSABranchCondition cond,
+ MSARegister wt, BranchDelaySlot bd = PROTECT);
+
+ void BranchShortMSA(MSABranchDF df, Label* target, MSABranchCondition cond,
+ MSARegister wt, BranchDelaySlot bd = PROTECT);
+
// Truncates a double using a specific rounding mode, and writes the value
// to the result register.
// The except_flag will contain any exceptions caused by the instruction.
« no previous file with comments | « src/mips/constants-mips.h ('k') | src/mips/macro-assembler-mips.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698