Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(760)

Unified Diff: src/mips/assembler-mips.h

Issue 2801683003: MIPS[64]: Support for some SIMD operations (8) (Closed)
Patch Set: Rebase Created 3 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « src/compiler/mips64/instruction-selector-mips64.cc ('k') | src/mips/assembler-mips.cc » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: src/mips/assembler-mips.h
diff --git a/src/mips/assembler-mips.h b/src/mips/assembler-mips.h
index 383d3bf46036d117c006350ac80a7fc6ebce660b..e30e54273e3b1869a157c0ee85b9c5a6530ff4d1 100644
--- a/src/mips/assembler-mips.h
+++ b/src/mips/assembler-mips.h
@@ -1104,15 +1104,45 @@ class Assembler : public AssemblerBase {
// MSA instructions
void bz_v(MSARegister wt, int16_t offset);
+ inline void bz_v(MSARegister wt, Label* L) {
+ bz_v(wt, shifted_branch_offset(L));
+ }
void bz_b(MSARegister wt, int16_t offset);
+ inline void bz_b(MSARegister wt, Label* L) {
+ bz_b(wt, shifted_branch_offset(L));
+ }
void bz_h(MSARegister wt, int16_t offset);
+ inline void bz_h(MSARegister wt, Label* L) {
+ bz_h(wt, shifted_branch_offset(L));
+ }
void bz_w(MSARegister wt, int16_t offset);
+ inline void bz_w(MSARegister wt, Label* L) {
+ bz_w(wt, shifted_branch_offset(L));
+ }
void bz_d(MSARegister wt, int16_t offset);
+ inline void bz_d(MSARegister wt, Label* L) {
+ bz_d(wt, shifted_branch_offset(L));
+ }
void bnz_v(MSARegister wt, int16_t offset);
+ inline void bnz_v(MSARegister wt, Label* L) {
+ bnz_v(wt, shifted_branch_offset(L));
+ }
void bnz_b(MSARegister wt, int16_t offset);
+ inline void bnz_b(MSARegister wt, Label* L) {
+ bnz_b(wt, shifted_branch_offset(L));
+ }
void bnz_h(MSARegister wt, int16_t offset);
+ inline void bnz_h(MSARegister wt, Label* L) {
+ bnz_h(wt, shifted_branch_offset(L));
+ }
void bnz_w(MSARegister wt, int16_t offset);
+ inline void bnz_w(MSARegister wt, Label* L) {
+ bnz_w(wt, shifted_branch_offset(L));
+ }
void bnz_d(MSARegister wt, int16_t offset);
+ inline void bnz_d(MSARegister wt, Label* L) {
+ bnz_d(wt, shifted_branch_offset(L));
+ }
void ld_b(MSARegister wd, const MemOperand& rs);
void ld_h(MSARegister wd, const MemOperand& rs);
@@ -1767,6 +1797,7 @@ class Assembler : public AssemblerBase {
// Check if an instruction is a branch of some kind.
static bool IsBranch(Instr instr);
+ static bool IsMsaBranch(Instr instr);
static bool IsBc(Instr instr);
static bool IsBzc(Instr instr);
static bool IsBeq(Instr instr);
« no previous file with comments | « src/compiler/mips64/instruction-selector-mips64.cc ('k') | src/mips/assembler-mips.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698