Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(109)

Side by Side Diff: test/cctest/test-disasm-mips64.cc

Issue 2801683003: MIPS[64]: Support for some SIMD operations (8) (Closed)
Patch Set: Rebase Created 3 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « test/cctest/test-disasm-mips.cc ('k') | test/cctest/wasm/test-run-wasm-simd.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 1314 matching lines...) Expand 10 before | Expand all | Expand 10 after
1325 SET_UP(); 1325 SET_UP();
1326 if ((kArchVariant == kMips64r6) && CpuFeatures::IsSupported(MIPS_SIMD)) { 1326 if ((kArchVariant == kMips64r6) && CpuFeatures::IsSupported(MIPS_SIMD)) {
1327 CpuFeatureScope fscope(&assm, MIPS_SIMD); 1327 CpuFeatureScope fscope(&assm, MIPS_SIMD);
1328 1328
1329 COMPARE_MSA_BRANCH(bnz_b(w0, 1), "47800001 bnz.b w0, 1", 1); 1329 COMPARE_MSA_BRANCH(bnz_b(w0, 1), "47800001 bnz.b w0, 1", 1);
1330 COMPARE_MSA_BRANCH(bnz_h(w1, -1), "47a1ffff bnz.h w1, -1", -1); 1330 COMPARE_MSA_BRANCH(bnz_h(w1, -1), "47a1ffff bnz.h w1, -1", -1);
1331 COMPARE_MSA_BRANCH(bnz_w(w2, 32767), "47c27fff bnz.w w2, 32767", 1331 COMPARE_MSA_BRANCH(bnz_w(w2, 32767), "47c27fff bnz.w w2, 32767",
1332 32767); 1332 32767);
1333 COMPARE_MSA_BRANCH(bnz_d(w3, -32768), "47e38000 bnz.d w3, -32768", 1333 COMPARE_MSA_BRANCH(bnz_d(w3, -32768), "47e38000 bnz.d w3, -32768",
1334 -32768); 1334 -32768);
1335 COMPARE_MSA_BRANCH(bnz_v(w0, 0), "45e00000 bnz.v w0, 0", 0); 1335 COMPARE_MSA_BRANCH(bnz_v(w0, static_cast<int16_t>(0)),
1336 "45e00000 bnz.v w0, 0", 0);
1336 COMPARE_MSA_BRANCH(bz_b(w0, 1), "47000001 bz.b w0, 1", 1); 1337 COMPARE_MSA_BRANCH(bz_b(w0, 1), "47000001 bz.b w0, 1", 1);
1337 COMPARE_MSA_BRANCH(bz_h(w1, -1), "4721ffff bz.h w1, -1", -1); 1338 COMPARE_MSA_BRANCH(bz_h(w1, -1), "4721ffff bz.h w1, -1", -1);
1338 COMPARE_MSA_BRANCH(bz_w(w2, 32767), "47427fff bz.w w2, 32767", 1339 COMPARE_MSA_BRANCH(bz_w(w2, 32767), "47427fff bz.w w2, 32767",
1339 32767); 1340 32767);
1340 COMPARE_MSA_BRANCH(bz_d(w3, -32768), "47638000 bz.d w3, -32768", 1341 COMPARE_MSA_BRANCH(bz_d(w3, -32768), "47638000 bz.d w3, -32768",
1341 -32768); 1342 -32768);
1342 COMPARE_MSA_BRANCH(bz_v(w0, 0), "45600000 bz.v w0, 0", 0); 1343 COMPARE_MSA_BRANCH(bz_v(w0, static_cast<int16_t>(0)),
1344 "45600000 bz.v w0, 0", 0);
1343 } 1345 }
1344 VERIFY_RUN(); 1346 VERIFY_RUN();
1345 } 1347 }
1346 1348
1347 TEST(MSA_MI10) { 1349 TEST(MSA_MI10) {
1348 SET_UP(); 1350 SET_UP();
1349 if ((kArchVariant == kMips64r6) && CpuFeatures::IsSupported(MIPS_SIMD)) { 1351 if ((kArchVariant == kMips64r6) && CpuFeatures::IsSupported(MIPS_SIMD)) {
1350 CpuFeatureScope fscope(&assm, MIPS_SIMD); 1352 CpuFeatureScope fscope(&assm, MIPS_SIMD);
1351 1353
1352 COMPARE(ld_b(w0, MemOperand(at, -512)), 1354 COMPARE(ld_b(w0, MemOperand(at, -512)),
(...skipping 644 matching lines...) Expand 10 before | Expand all | Expand 10 after
1997 COMPARE(srli_h(w31, w31, 2), "7962ffc9 srli.h w31, w31, 2"); 1999 COMPARE(srli_h(w31, w31, 2), "7962ffc9 srli.h w31, w31, 2");
1998 COMPARE(srli_w(w5, w9, 4), "79444949 srli.w w5, w9, 4"); 2000 COMPARE(srli_w(w5, w9, 4), "79444949 srli.w w5, w9, 4");
1999 COMPARE(srli_d(w27, w26, 5), "7905d6c9 srli.d w27, w26, 5"); 2001 COMPARE(srli_d(w27, w26, 5), "7905d6c9 srli.d w27, w26, 5");
2000 COMPARE(srlri_b(w18, w3, 0), "79f01c8a srlri.b w18, w3, 0"); 2002 COMPARE(srlri_b(w18, w3, 0), "79f01c8a srlri.b w18, w3, 0");
2001 COMPARE(srlri_h(w1, w2, 3), "79e3104a srlri.h w1, w2, 3"); 2003 COMPARE(srlri_h(w1, w2, 3), "79e3104a srlri.h w1, w2, 3");
2002 COMPARE(srlri_w(w11, w22, 2), "79c2b2ca srlri.w w11, w22, 2"); 2004 COMPARE(srlri_w(w11, w22, 2), "79c2b2ca srlri.w w11, w22, 2");
2003 COMPARE(srlri_d(w24, w10, 6), "7986560a srlri.d w24, w10, 6"); 2005 COMPARE(srlri_d(w24, w10, 6), "7986560a srlri.d w24, w10, 6");
2004 } 2006 }
2005 VERIFY_RUN(); 2007 VERIFY_RUN();
2006 } 2008 }
OLDNEW
« no previous file with comments | « test/cctest/test-disasm-mips.cc ('k') | test/cctest/wasm/test-run-wasm-simd.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698