Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(115)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: src/compiler/arm/instruction-codes-arm.h

Issue 2800523002: [WASM SIMD] Implement packing and unpacking integer conversions. (Closed)
Patch Set: Remove extraneous fn signature. Created 3 years, 8 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/compiler/arm/code-generator-arm.cc ('k') | src/compiler/arm/instruction-scheduler-arm.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_ 5 #ifndef V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_
6 #define V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_ 6 #define V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 130 matching lines...) Expand 10 before | Expand all | Expand 10 after
141 V(ArmF32x4RecipRefine) \ 141 V(ArmF32x4RecipRefine) \
142 V(ArmF32x4RecipSqrtRefine) \ 142 V(ArmF32x4RecipSqrtRefine) \
143 V(ArmF32x4Eq) \ 143 V(ArmF32x4Eq) \
144 V(ArmF32x4Ne) \ 144 V(ArmF32x4Ne) \
145 V(ArmF32x4Lt) \ 145 V(ArmF32x4Lt) \
146 V(ArmF32x4Le) \ 146 V(ArmF32x4Le) \
147 V(ArmI32x4Splat) \ 147 V(ArmI32x4Splat) \
148 V(ArmI32x4ExtractLane) \ 148 V(ArmI32x4ExtractLane) \
149 V(ArmI32x4ReplaceLane) \ 149 V(ArmI32x4ReplaceLane) \
150 V(ArmI32x4SConvertF32x4) \ 150 V(ArmI32x4SConvertF32x4) \
151 V(ArmI32x4SConvertI16x8Low) \
152 V(ArmI32x4SConvertI16x8High) \
151 V(ArmI32x4Neg) \ 153 V(ArmI32x4Neg) \
152 V(ArmI32x4Shl) \ 154 V(ArmI32x4Shl) \
153 V(ArmI32x4ShrS) \ 155 V(ArmI32x4ShrS) \
154 V(ArmI32x4Add) \ 156 V(ArmI32x4Add) \
155 V(ArmI32x4Sub) \ 157 V(ArmI32x4Sub) \
156 V(ArmI32x4Mul) \ 158 V(ArmI32x4Mul) \
157 V(ArmI32x4MinS) \ 159 V(ArmI32x4MinS) \
158 V(ArmI32x4MaxS) \ 160 V(ArmI32x4MaxS) \
159 V(ArmI32x4Eq) \ 161 V(ArmI32x4Eq) \
160 V(ArmI32x4Ne) \ 162 V(ArmI32x4Ne) \
161 V(ArmI32x4LtS) \ 163 V(ArmI32x4LtS) \
162 V(ArmI32x4LeS) \ 164 V(ArmI32x4LeS) \
163 V(ArmI32x4UConvertF32x4) \ 165 V(ArmI32x4UConvertF32x4) \
166 V(ArmI32x4UConvertI16x8Low) \
167 V(ArmI32x4UConvertI16x8High) \
164 V(ArmI32x4ShrU) \ 168 V(ArmI32x4ShrU) \
165 V(ArmI32x4MinU) \ 169 V(ArmI32x4MinU) \
166 V(ArmI32x4MaxU) \ 170 V(ArmI32x4MaxU) \
167 V(ArmI32x4LtU) \ 171 V(ArmI32x4LtU) \
168 V(ArmI32x4LeU) \ 172 V(ArmI32x4LeU) \
169 V(ArmI16x8Splat) \ 173 V(ArmI16x8Splat) \
170 V(ArmI16x8ExtractLane) \ 174 V(ArmI16x8ExtractLane) \
171 V(ArmI16x8ReplaceLane) \ 175 V(ArmI16x8ReplaceLane) \
176 V(ArmI16x8SConvertI8x16Low) \
177 V(ArmI16x8SConvertI8x16High) \
172 V(ArmI16x8Neg) \ 178 V(ArmI16x8Neg) \
173 V(ArmI16x8Shl) \ 179 V(ArmI16x8Shl) \
174 V(ArmI16x8ShrS) \ 180 V(ArmI16x8ShrS) \
181 V(ArmI16x8SConvertI32x4) \
175 V(ArmI16x8Add) \ 182 V(ArmI16x8Add) \
176 V(ArmI16x8AddSaturateS) \ 183 V(ArmI16x8AddSaturateS) \
177 V(ArmI16x8Sub) \ 184 V(ArmI16x8Sub) \
178 V(ArmI16x8SubSaturateS) \ 185 V(ArmI16x8SubSaturateS) \
179 V(ArmI16x8Mul) \ 186 V(ArmI16x8Mul) \
180 V(ArmI16x8MinS) \ 187 V(ArmI16x8MinS) \
181 V(ArmI16x8MaxS) \ 188 V(ArmI16x8MaxS) \
182 V(ArmI16x8Eq) \ 189 V(ArmI16x8Eq) \
183 V(ArmI16x8Ne) \ 190 V(ArmI16x8Ne) \
184 V(ArmI16x8LtS) \ 191 V(ArmI16x8LtS) \
185 V(ArmI16x8LeS) \ 192 V(ArmI16x8LeS) \
193 V(ArmI16x8UConvertI8x16Low) \
194 V(ArmI16x8UConvertI8x16High) \
186 V(ArmI16x8ShrU) \ 195 V(ArmI16x8ShrU) \
196 V(ArmI16x8UConvertI32x4) \
187 V(ArmI16x8AddSaturateU) \ 197 V(ArmI16x8AddSaturateU) \
188 V(ArmI16x8SubSaturateU) \ 198 V(ArmI16x8SubSaturateU) \
189 V(ArmI16x8MinU) \ 199 V(ArmI16x8MinU) \
190 V(ArmI16x8MaxU) \ 200 V(ArmI16x8MaxU) \
191 V(ArmI16x8LtU) \ 201 V(ArmI16x8LtU) \
192 V(ArmI16x8LeU) \ 202 V(ArmI16x8LeU) \
193 V(ArmI8x16Splat) \ 203 V(ArmI8x16Splat) \
194 V(ArmI8x16ExtractLane) \ 204 V(ArmI8x16ExtractLane) \
195 V(ArmI8x16ReplaceLane) \ 205 V(ArmI8x16ReplaceLane) \
196 V(ArmI8x16Neg) \ 206 V(ArmI8x16Neg) \
197 V(ArmI8x16Shl) \ 207 V(ArmI8x16Shl) \
198 V(ArmI8x16ShrS) \ 208 V(ArmI8x16ShrS) \
209 V(ArmI8x16SConvertI16x8) \
199 V(ArmI8x16Add) \ 210 V(ArmI8x16Add) \
200 V(ArmI8x16AddSaturateS) \ 211 V(ArmI8x16AddSaturateS) \
201 V(ArmI8x16Sub) \ 212 V(ArmI8x16Sub) \
202 V(ArmI8x16SubSaturateS) \ 213 V(ArmI8x16SubSaturateS) \
203 V(ArmI8x16Mul) \ 214 V(ArmI8x16Mul) \
204 V(ArmI8x16MinS) \ 215 V(ArmI8x16MinS) \
205 V(ArmI8x16MaxS) \ 216 V(ArmI8x16MaxS) \
206 V(ArmI8x16Eq) \ 217 V(ArmI8x16Eq) \
207 V(ArmI8x16Ne) \ 218 V(ArmI8x16Ne) \
208 V(ArmI8x16LtS) \ 219 V(ArmI8x16LtS) \
209 V(ArmI8x16LeS) \ 220 V(ArmI8x16LeS) \
210 V(ArmI8x16ShrU) \ 221 V(ArmI8x16ShrU) \
222 V(ArmI8x16UConvertI16x8) \
211 V(ArmI8x16AddSaturateU) \ 223 V(ArmI8x16AddSaturateU) \
212 V(ArmI8x16SubSaturateU) \ 224 V(ArmI8x16SubSaturateU) \
213 V(ArmI8x16MinU) \ 225 V(ArmI8x16MinU) \
214 V(ArmI8x16MaxU) \ 226 V(ArmI8x16MaxU) \
215 V(ArmI8x16LtU) \ 227 V(ArmI8x16LtU) \
216 V(ArmI8x16LeU) \ 228 V(ArmI8x16LeU) \
217 V(ArmS128Zero) \ 229 V(ArmS128Zero) \
218 V(ArmS128And) \ 230 V(ArmS128And) \
219 V(ArmS128Or) \ 231 V(ArmS128Or) \
220 V(ArmS128Xor) \ 232 V(ArmS128Xor) \
(...skipping 22 matching lines...) Expand all
243 V(Operand2_R_ASR_R) /* %r0 ASR %r1 */ \ 255 V(Operand2_R_ASR_R) /* %r0 ASR %r1 */ \
244 V(Operand2_R_LSL_R) /* %r0 LSL %r1 */ \ 256 V(Operand2_R_LSL_R) /* %r0 LSL %r1 */ \
245 V(Operand2_R_LSR_R) /* %r0 LSR %r1 */ \ 257 V(Operand2_R_LSR_R) /* %r0 LSR %r1 */ \
246 V(Operand2_R_ROR_R) /* %r0 ROR %r1 */ 258 V(Operand2_R_ROR_R) /* %r0 ROR %r1 */
247 259
248 } // namespace compiler 260 } // namespace compiler
249 } // namespace internal 261 } // namespace internal
250 } // namespace v8 262 } // namespace v8
251 263
252 #endif // V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_ 264 #endif // V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_
OLDNEW
« no previous file with comments | « src/compiler/arm/code-generator-arm.cc ('k') | src/compiler/arm/instruction-scheduler-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698