Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(376)

Side by Side Diff: src/arm/assembler-arm.h

Issue 2797923006: [ARM] Implement D-register versions of vzip, vuzp, and vtrn. (Closed)
Patch Set: Remove tests for vzip.32 / vuzp.32 - these are pseudo ops for vtrn.32. Created 3 years, 8 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | src/arm/assembler-arm.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions 5 // modification, are permitted provided that the following conditions
6 // are met: 6 // are met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 1378 matching lines...) Expand 10 before | Expand all | Expand 10 after
1389 void vceq(NeonSize size, QwNeonRegister dst, QwNeonRegister src1, 1389 void vceq(NeonSize size, QwNeonRegister dst, QwNeonRegister src1,
1390 QwNeonRegister src2); 1390 QwNeonRegister src2);
1391 void vcge(QwNeonRegister dst, QwNeonRegister src1, QwNeonRegister src2); 1391 void vcge(QwNeonRegister dst, QwNeonRegister src1, QwNeonRegister src2);
1392 void vcge(NeonDataType dt, QwNeonRegister dst, QwNeonRegister src1, 1392 void vcge(NeonDataType dt, QwNeonRegister dst, QwNeonRegister src1,
1393 QwNeonRegister src2); 1393 QwNeonRegister src2);
1394 void vcgt(QwNeonRegister dst, QwNeonRegister src1, QwNeonRegister src2); 1394 void vcgt(QwNeonRegister dst, QwNeonRegister src1, QwNeonRegister src2);
1395 void vcgt(NeonDataType dt, QwNeonRegister dst, QwNeonRegister src1, 1395 void vcgt(NeonDataType dt, QwNeonRegister dst, QwNeonRegister src1,
1396 QwNeonRegister src2); 1396 QwNeonRegister src2);
1397 void vext(QwNeonRegister dst, QwNeonRegister src1, QwNeonRegister src2, 1397 void vext(QwNeonRegister dst, QwNeonRegister src1, QwNeonRegister src2,
1398 int bytes); 1398 int bytes);
1399 void vzip(NeonSize size, DwVfpRegister src1, DwVfpRegister src2);
1399 void vzip(NeonSize size, QwNeonRegister src1, QwNeonRegister src2); 1400 void vzip(NeonSize size, QwNeonRegister src1, QwNeonRegister src2);
1401 void vuzp(NeonSize size, DwVfpRegister src1, DwVfpRegister src2);
1400 void vuzp(NeonSize size, QwNeonRegister src1, QwNeonRegister src2); 1402 void vuzp(NeonSize size, QwNeonRegister src1, QwNeonRegister src2);
1401 void vrev16(NeonSize size, QwNeonRegister dst, QwNeonRegister src); 1403 void vrev16(NeonSize size, QwNeonRegister dst, QwNeonRegister src);
1402 void vrev32(NeonSize size, QwNeonRegister dst, QwNeonRegister src); 1404 void vrev32(NeonSize size, QwNeonRegister dst, QwNeonRegister src);
1403 void vrev64(NeonSize size, QwNeonRegister dst, QwNeonRegister src); 1405 void vrev64(NeonSize size, QwNeonRegister dst, QwNeonRegister src);
1406 void vtrn(NeonSize size, DwVfpRegister src1, DwVfpRegister src2);
1404 void vtrn(NeonSize size, QwNeonRegister src1, QwNeonRegister src2); 1407 void vtrn(NeonSize size, QwNeonRegister src1, QwNeonRegister src2);
1405 void vtbl(DwVfpRegister dst, const NeonListOperand& list, 1408 void vtbl(DwVfpRegister dst, const NeonListOperand& list,
1406 DwVfpRegister index); 1409 DwVfpRegister index);
1407 void vtbx(DwVfpRegister dst, const NeonListOperand& list, 1410 void vtbx(DwVfpRegister dst, const NeonListOperand& list,
1408 DwVfpRegister index); 1411 DwVfpRegister index);
1409 1412
1410 // Pseudo instructions 1413 // Pseudo instructions
1411 1414
1412 // Different nop operations are used by the code generator to detect certain 1415 // Different nop operations are used by the code generator to detect certain
1413 // states of the generated code. 1416 // states of the generated code.
(...skipping 398 matching lines...) Expand 10 before | Expand all | Expand 10 after
1812 1815
1813 void Emit(Address addr); 1816 void Emit(Address addr);
1814 void FlushICache(Isolate* isolate); 1817 void FlushICache(Isolate* isolate);
1815 }; 1818 };
1816 1819
1817 1820
1818 } // namespace internal 1821 } // namespace internal
1819 } // namespace v8 1822 } // namespace v8
1820 1823
1821 #endif // V8_ARM_ASSEMBLER_ARM_H_ 1824 #endif // V8_ARM_ASSEMBLER_ARM_H_
OLDNEW
« no previous file with comments | « no previous file | src/arm/assembler-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698