Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(286)

Side by Side Diff: src/compiler/ia32/instruction-codes-ia32.h

Issue 2776753004: [wasm] Make Opcode names consistent across architectures, implementations (Closed)
Patch Set: Fix Saturates Created 3 years, 8 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 5 #ifndef V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
6 #define V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 6 #define V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 93 matching lines...) Expand 10 before | Expand all | Expand 10 after
104 V(IA32Movss) \ 104 V(IA32Movss) \
105 V(IA32Movsd) \ 105 V(IA32Movsd) \
106 V(IA32BitcastFI) \ 106 V(IA32BitcastFI) \
107 V(IA32BitcastIF) \ 107 V(IA32BitcastIF) \
108 V(IA32Lea) \ 108 V(IA32Lea) \
109 V(IA32Push) \ 109 V(IA32Push) \
110 V(IA32PushFloat32) \ 110 V(IA32PushFloat32) \
111 V(IA32PushFloat64) \ 111 V(IA32PushFloat64) \
112 V(IA32Poke) \ 112 V(IA32Poke) \
113 V(IA32StackCheck) \ 113 V(IA32StackCheck) \
114 V(IA32Int32x4Splat) \ 114 V(IA32I32x4Splat) \
115 V(IA32Int32x4ExtractLane) \ 115 V(IA32I32x4ExtractLane) \
116 V(IA32Int32x4ReplaceLane) \ 116 V(IA32I32x4ReplaceLane) \
117 V(SSEInt32x4Add) \ 117 V(SSEI32x4Add) \
118 V(SSEInt32x4Sub) \ 118 V(SSEI32x4Sub) \
119 V(AVXInt32x4Add) \ 119 V(AVXI32x4Add) \
120 V(AVXInt32x4Sub) 120 V(AVXI32x4Sub)
121 121
122 // Addressing modes represent the "shape" of inputs to an instruction. 122 // Addressing modes represent the "shape" of inputs to an instruction.
123 // Many instructions support multiple addressing modes. Addressing modes 123 // Many instructions support multiple addressing modes. Addressing modes
124 // are encoded into the InstructionCode of the instruction and tell the 124 // are encoded into the InstructionCode of the instruction and tell the
125 // code generator after register allocation which assembler method to call. 125 // code generator after register allocation which assembler method to call.
126 // 126 //
127 // We use the following local notation for addressing modes: 127 // We use the following local notation for addressing modes:
128 // 128 //
129 // M = memory operand 129 // M = memory operand
130 // R = base register 130 // R = base register
(...skipping 19 matching lines...) Expand all
150 V(M2I) /* [ %r2*2 + K] */ \ 150 V(M2I) /* [ %r2*2 + K] */ \
151 V(M4I) /* [ %r2*4 + K] */ \ 151 V(M4I) /* [ %r2*4 + K] */ \
152 V(M8I) /* [ %r2*8 + K] */ \ 152 V(M8I) /* [ %r2*8 + K] */ \
153 V(MI) /* [ K] */ 153 V(MI) /* [ K] */
154 154
155 } // namespace compiler 155 } // namespace compiler
156 } // namespace internal 156 } // namespace internal
157 } // namespace v8 157 } // namespace v8
158 158
159 #endif // V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 159 #endif // V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
OLDNEW
« no previous file with comments | « src/compiler/ia32/code-generator-ia32.cc ('k') | src/compiler/ia32/instruction-scheduler-ia32.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698