OLD | NEW |
---|---|
1 // Copyright 2015 the V8 project authors. All rights reserved. | 1 // Copyright 2015 the V8 project authors. All rights reserved. |
2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
4 | 4 |
5 #include "src/compiler/instruction-scheduler.h" | 5 #include "src/compiler/instruction-scheduler.h" |
6 | 6 |
7 namespace v8 { | 7 namespace v8 { |
8 namespace internal { | 8 namespace internal { |
9 namespace compiler { | 9 namespace compiler { |
10 | 10 |
(...skipping 90 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... | |
101 case kArmVmovLowF64U32: | 101 case kArmVmovLowF64U32: |
102 case kArmVmovHighU32F64: | 102 case kArmVmovHighU32F64: |
103 case kArmVmovHighF64U32: | 103 case kArmVmovHighF64U32: |
104 case kArmVmovF64U32U32: | 104 case kArmVmovF64U32U32: |
105 case kArmVmovU32U32F64: | 105 case kArmVmovU32U32F64: |
106 case kArmFloat32Max: | 106 case kArmFloat32Max: |
107 case kArmFloat64Max: | 107 case kArmFloat64Max: |
108 case kArmFloat32Min: | 108 case kArmFloat32Min: |
109 case kArmFloat64Min: | 109 case kArmFloat64Min: |
110 case kArmFloat64SilenceNaN: | 110 case kArmFloat64SilenceNaN: |
111 case kArmFloat32x4Splat: | 111 case kArmF32x4Splat: |
112 case kArmFloat32x4ExtractLane: | 112 case kArmF32x4ExtractLane: |
113 case kArmFloat32x4ReplaceLane: | 113 case kArmF32x4ReplaceLane: |
114 case kArmFloat32x4FromInt32x4: | 114 case kArmF32x4SConvertI32x4: |
115 case kArmFloat32x4FromUint32x4: | 115 case kArmF32x4UConvertI32x4: |
116 case kArmFloat32x4Abs: | 116 case kArmF32x4Abs: |
117 case kArmFloat32x4Neg: | 117 case kArmF32x4Neg: |
118 case kArmFloat32x4RecipApprox: | 118 case kArmF32x4RecipApprox: |
119 case kArmFloat32x4RecipSqrtApprox: | 119 case kArmF32x4RecipSqrtApprox: |
120 case kArmFloat32x4Add: | 120 case kArmF32x4Add: |
121 case kArmFloat32x4Sub: | 121 case kArmF32x4Sub: |
122 case kArmFloat32x4Mul: | 122 case kArmF32x4Mul: |
123 case kArmFloat32x4Min: | 123 case kArmF32x4Min: |
124 case kArmFloat32x4Max: | 124 case kArmF32x4Max: |
125 case kArmFloat32x4RecipRefine: | 125 case kArmF32x4RecipRefine: |
126 case kArmFloat32x4RecipSqrtRefine: | 126 case kArmF32x4RecipSqrtRefine: |
127 case kArmFloat32x4Equal: | 127 case kArmF32x4Eq: |
128 case kArmFloat32x4NotEqual: | 128 case kArmF32x4Ne: |
129 case kArmFloat32x4LessThan: | 129 case kArmF32x4Lt: |
130 case kArmFloat32x4LessThanOrEqual: | 130 case kArmF32x4Le: |
131 case kArmInt32x4Splat: | 131 case kArmI32x4Splat: |
132 case kArmInt32x4ExtractLane: | 132 case kArmI32x4ExtractLane: |
133 case kArmInt32x4ReplaceLane: | 133 case kArmI32x4ReplaceLane: |
134 case kArmInt32x4FromFloat32x4: | 134 case kArmI32x4SConvertF32x4: |
135 case kArmUint32x4FromFloat32x4: | 135 case kArmI32x4Neg: |
136 case kArmInt32x4Neg: | 136 case kArmI32x4UConvertF32x4: |
bbudge
2017/03/29 00:33:19
nit: out of order
gdeepti
2017/03/29 00:56:08
Done.
| |
137 case kArmInt32x4ShiftLeftByScalar: | 137 case kArmI32x4Shl: |
138 case kArmInt32x4ShiftRightByScalar: | 138 case kArmI32x4ShrS: |
139 case kArmInt32x4Add: | 139 case kArmI32x4Add: |
140 case kArmInt32x4Sub: | 140 case kArmI32x4Sub: |
141 case kArmInt32x4Mul: | 141 case kArmI32x4Mul: |
142 case kArmInt32x4Min: | 142 case kArmI32x4MinS: |
143 case kArmInt32x4Max: | 143 case kArmI32x4MaxS: |
144 case kArmInt32x4Equal: | 144 case kArmI32x4Eq: |
145 case kArmInt32x4NotEqual: | 145 case kArmI32x4Ne: |
146 case kArmInt32x4LessThan: | 146 case kArmI32x4LtS: |
147 case kArmInt32x4LessThanOrEqual: | 147 case kArmI32x4LeS: |
148 case kArmUint32x4ShiftRightByScalar: | 148 case kArmI32x4ShrU: |
149 case kArmUint32x4Min: | 149 case kArmI32x4MinU: |
150 case kArmUint32x4Max: | 150 case kArmI32x4MaxU: |
151 case kArmUint32x4LessThan: | 151 case kArmI32x4LtU: |
152 case kArmUint32x4LessThanOrEqual: | 152 case kArmI32x4LeU: |
153 case kArmInt16x8Splat: | 153 case kArmI16x8Splat: |
154 case kArmInt16x8ExtractLane: | 154 case kArmI16x8ExtractLane: |
155 case kArmInt16x8ReplaceLane: | 155 case kArmI16x8ReplaceLane: |
156 case kArmInt16x8Neg: | 156 case kArmI16x8Neg: |
157 case kArmInt16x8ShiftLeftByScalar: | 157 case kArmI16x8Shl: |
158 case kArmInt16x8ShiftRightByScalar: | 158 case kArmI16x8ShrS: |
159 case kArmInt16x8Add: | 159 case kArmI16x8Add: |
160 case kArmInt16x8AddSaturate: | 160 case kArmI16x8AddSaturate: |
161 case kArmInt16x8Sub: | 161 case kArmI16x8Sub: |
162 case kArmInt16x8SubSaturate: | 162 case kArmI16x8SubSaturate: |
163 case kArmInt16x8Mul: | 163 case kArmI16x8Mul: |
164 case kArmInt16x8Min: | 164 case kArmI16x8MinS: |
165 case kArmInt16x8Max: | 165 case kArmI16x8MaxS: |
166 case kArmInt16x8Equal: | 166 case kArmI16x8Eq: |
167 case kArmInt16x8NotEqual: | 167 case kArmI16x8Ne: |
168 case kArmInt16x8LessThan: | 168 case kArmI16x8LtS: |
169 case kArmInt16x8LessThanOrEqual: | 169 case kArmI16x8LeS: |
170 case kArmUint16x8ShiftRightByScalar: | 170 case kArmI16x8AddSaturateU: |
171 case kArmUint16x8AddSaturate: | 171 case kArmI16x8SubSaturateU: |
172 case kArmUint16x8SubSaturate: | 172 case kArmI16x8ShrU: |
173 case kArmUint16x8Min: | 173 case kArmI16x8MinU: |
174 case kArmUint16x8Max: | 174 case kArmI16x8MaxU: |
175 case kArmUint16x8LessThan: | 175 case kArmI16x8LtU: |
176 case kArmUint16x8LessThanOrEqual: | 176 case kArmI16x8LeU: |
177 case kArmInt8x16Splat: | 177 case kArmI8x16Splat: |
178 case kArmInt8x16ExtractLane: | 178 case kArmI8x16ExtractLane: |
179 case kArmInt8x16ReplaceLane: | 179 case kArmI8x16ReplaceLane: |
180 case kArmInt8x16Neg: | 180 case kArmI8x16Neg: |
181 case kArmInt8x16ShiftLeftByScalar: | 181 case kArmI8x16Shl: |
182 case kArmInt8x16ShiftRightByScalar: | 182 case kArmI8x16ShrS: |
183 case kArmInt8x16Add: | 183 case kArmI8x16Add: |
184 case kArmInt8x16AddSaturate: | 184 case kArmI8x16AddSaturate: |
185 case kArmInt8x16Sub: | 185 case kArmI8x16Sub: |
186 case kArmInt8x16SubSaturate: | 186 case kArmI8x16SubSaturate: |
187 case kArmInt8x16Mul: | 187 case kArmI8x16Mul: |
188 case kArmInt8x16Min: | 188 case kArmI8x16MinS: |
189 case kArmInt8x16Max: | 189 case kArmI8x16MaxS: |
190 case kArmInt8x16Equal: | 190 case kArmI8x16Eq: |
191 case kArmInt8x16NotEqual: | 191 case kArmI8x16Ne: |
192 case kArmInt8x16LessThan: | 192 case kArmI8x16LtS: |
193 case kArmInt8x16LessThanOrEqual: | 193 case kArmI8x16LeS: |
194 case kArmUint8x16ShiftRightByScalar: | 194 case kArmI8x16AddSaturateU: |
195 case kArmUint8x16AddSaturate: | 195 case kArmI8x16SubSaturateU: |
196 case kArmUint8x16SubSaturate: | 196 case kArmI8x16ShrU: |
197 case kArmUint8x16Min: | 197 case kArmI8x16MinU: |
198 case kArmUint8x16Max: | 198 case kArmI8x16MaxU: |
199 case kArmUint8x16LessThan: | 199 case kArmI8x16LtU: |
200 case kArmUint8x16LessThanOrEqual: | 200 case kArmI8x16LeU: |
201 case kArmSimd128Zero: | 201 case kArmS128Zero: |
202 case kArmSimd128And: | 202 case kArmS128And: |
203 case kArmSimd128Or: | 203 case kArmS128Or: |
204 case kArmSimd128Xor: | 204 case kArmS128Xor: |
205 case kArmSimd128Not: | 205 case kArmS128Not: |
206 case kArmSimd128Select: | 206 case kArmS128Select: |
207 case kArmSimd1x4AnyTrue: | 207 case kArmS1x4AnyTrue: |
208 case kArmSimd1x4AllTrue: | 208 case kArmS1x4AllTrue: |
209 case kArmSimd1x8AnyTrue: | 209 case kArmS1x8AnyTrue: |
210 case kArmSimd1x8AllTrue: | 210 case kArmS1x8AllTrue: |
211 case kArmSimd1x16AnyTrue: | 211 case kArmS1x16AnyTrue: |
212 case kArmSimd1x16AllTrue: | 212 case kArmS1x16AllTrue: |
213 return kNoOpcodeFlags; | 213 return kNoOpcodeFlags; |
214 | 214 |
215 case kArmVldrF32: | 215 case kArmVldrF32: |
216 case kArmVldrF64: | 216 case kArmVldrF64: |
217 case kArmVld1F64: | 217 case kArmVld1F64: |
218 case kArmVld1S128: | 218 case kArmVld1S128: |
219 case kArmLdrb: | 219 case kArmLdrb: |
220 case kArmLdrsb: | 220 case kArmLdrsb: |
221 case kArmLdrh: | 221 case kArmLdrh: |
222 case kArmLdrsh: | 222 case kArmLdrsh: |
(...skipping 24 matching lines...) Expand all Loading... | |
247 | 247 |
248 | 248 |
249 int InstructionScheduler::GetInstructionLatency(const Instruction* instr) { | 249 int InstructionScheduler::GetInstructionLatency(const Instruction* instr) { |
250 // TODO(all): Add instruction cost modeling. | 250 // TODO(all): Add instruction cost modeling. |
251 return 1; | 251 return 1; |
252 } | 252 } |
253 | 253 |
254 } // namespace compiler | 254 } // namespace compiler |
255 } // namespace internal | 255 } // namespace internal |
256 } // namespace v8 | 256 } // namespace v8 |
OLD | NEW |