OLD | NEW |
1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
4 | 4 |
5 #ifndef V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ | 5 #ifndef V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ |
6 #define V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ | 6 #define V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ |
7 | 7 |
8 namespace v8 { | 8 namespace v8 { |
9 namespace internal { | 9 namespace internal { |
10 namespace compiler { | 10 namespace compiler { |
(...skipping 114 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
125 V(MipsFloat64SilenceNaN) \ | 125 V(MipsFloat64SilenceNaN) \ |
126 V(MipsFloat32Max) \ | 126 V(MipsFloat32Max) \ |
127 V(MipsFloat64Max) \ | 127 V(MipsFloat64Max) \ |
128 V(MipsFloat32Min) \ | 128 V(MipsFloat32Min) \ |
129 V(MipsFloat64Min) \ | 129 V(MipsFloat64Min) \ |
130 V(MipsPush) \ | 130 V(MipsPush) \ |
131 V(MipsStoreToStackSlot) \ | 131 V(MipsStoreToStackSlot) \ |
132 V(MipsByteSwap32) \ | 132 V(MipsByteSwap32) \ |
133 V(MipsStackClaim) \ | 133 V(MipsStackClaim) \ |
134 V(MipsSeb) \ | 134 V(MipsSeb) \ |
135 V(MipsSeh) | 135 V(MipsSeh) \ |
| 136 V(MipsSimd128Zero) \ |
| 137 V(MipsInt32x4Splat) \ |
| 138 V(MipsInt32x4ExtractLane) \ |
| 139 V(MipsInt32x4ReplaceLane) \ |
| 140 V(MipsInt32x4Add) \ |
| 141 V(MipsInt32x4Sub) |
136 | 142 |
137 // Addressing modes represent the "shape" of inputs to an instruction. | 143 // Addressing modes represent the "shape" of inputs to an instruction. |
138 // Many instructions support multiple addressing modes. Addressing modes | 144 // Many instructions support multiple addressing modes. Addressing modes |
139 // are encoded into the InstructionCode of the instruction and tell the | 145 // are encoded into the InstructionCode of the instruction and tell the |
140 // code generator after register allocation which assembler method to call. | 146 // code generator after register allocation which assembler method to call. |
141 // | 147 // |
142 // We use the following local notation for addressing modes: | 148 // We use the following local notation for addressing modes: |
143 // | 149 // |
144 // R = register | 150 // R = register |
145 // O = register or stack slot | 151 // O = register or stack slot |
146 // D = double register | 152 // D = double register |
147 // I = immediate (handle, external, int32) | 153 // I = immediate (handle, external, int32) |
148 // MRI = [register + immediate] | 154 // MRI = [register + immediate] |
149 // MRR = [register + register] | 155 // MRR = [register + register] |
150 // TODO(plind): Add the new r6 address modes. | 156 // TODO(plind): Add the new r6 address modes. |
151 #define TARGET_ADDRESSING_MODE_LIST(V) \ | 157 #define TARGET_ADDRESSING_MODE_LIST(V) \ |
152 V(MRI) /* [%r0 + K] */ \ | 158 V(MRI) /* [%r0 + K] */ \ |
153 V(MRR) /* [%r0 + %r1] */ | 159 V(MRR) /* [%r0 + %r1] */ |
154 | 160 |
155 | 161 |
156 } // namespace compiler | 162 } // namespace compiler |
157 } // namespace internal | 163 } // namespace internal |
158 } // namespace v8 | 164 } // namespace v8 |
159 | 165 |
160 #endif // V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ | 166 #endif // V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ |
OLD | NEW |