Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(37)

Side by Side Diff: src/v8globals.h

Issue 271623002: Revert "Arm64: Ensure that csp is always aligned to 16 byte values even if jssp is not." and "Arm64… (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Created 6 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/flag-definitions.h ('k') | test/cctest/test-code-stubs-arm64.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_V8GLOBALS_H_ 5 #ifndef V8_V8GLOBALS_H_
6 #define V8_V8GLOBALS_H_ 6 #define V8_V8GLOBALS_H_
7 7
8 #include "globals.h" 8 #include "globals.h"
9 #include "checks.h" 9 #include "checks.h"
10 10
(...skipping 395 matching lines...) Expand 10 before | Expand all | Expand 10 after
406 SSE2 = 26, // x86 406 SSE2 = 26, // x86
407 CMOV = 15, // x86 407 CMOV = 15, // x86
408 VFP3 = 1, // ARM 408 VFP3 = 1, // ARM
409 ARMv7 = 2, // ARM 409 ARMv7 = 2, // ARM
410 SUDIV = 3, // ARM 410 SUDIV = 3, // ARM
411 UNALIGNED_ACCESSES = 4, // ARM 411 UNALIGNED_ACCESSES = 4, // ARM
412 MOVW_MOVT_IMMEDIATE_LOADS = 5, // ARM 412 MOVW_MOVT_IMMEDIATE_LOADS = 5, // ARM
413 VFP32DREGS = 6, // ARM 413 VFP32DREGS = 6, // ARM
414 NEON = 7, // ARM 414 NEON = 7, // ARM
415 SAHF = 0, // x86 415 SAHF = 0, // x86
416 FPU = 1, // MIPS 416 FPU = 1}; // MIPS
417 ALWAYS_ALIGN_CSP = 1 }; // ARM64
418 417
419 418
420 // Used to specify if a macro instruction must perform a smi check on tagged 419 // Used to specify if a macro instruction must perform a smi check on tagged
421 // values. 420 // values.
422 enum SmiCheckType { 421 enum SmiCheckType {
423 DONT_DO_SMI_CHECK, 422 DONT_DO_SMI_CHECK,
424 DO_SMI_CHECK 423 DO_SMI_CHECK
425 }; 424 };
426 425
427 426
(...skipping 118 matching lines...) Expand 10 before | Expand all | Expand 10 after
546 enum MinusZeroMode { 545 enum MinusZeroMode {
547 TREAT_MINUS_ZERO_AS_ZERO, 546 TREAT_MINUS_ZERO_AS_ZERO,
548 FAIL_ON_MINUS_ZERO 547 FAIL_ON_MINUS_ZERO
549 }; 548 };
550 549
551 } } // namespace v8::internal 550 } } // namespace v8::internal
552 551
553 namespace i = v8::internal; 552 namespace i = v8::internal;
554 553
555 #endif // V8_V8GLOBALS_H_ 554 #endif // V8_V8GLOBALS_H_
OLDNEW
« no previous file with comments | « src/flag-definitions.h ('k') | test/cctest/test-code-stubs-arm64.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698