Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(3074)

Unified Diff: src/IceTargetLoweringMIPS32.h

Issue 2619363003: Subzero, MIPS32: Atomic intrinsics fixes (Closed)
Patch Set: Created 3 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
Index: src/IceTargetLoweringMIPS32.h
diff --git a/src/IceTargetLoweringMIPS32.h b/src/IceTargetLoweringMIPS32.h
index 65834642edb042e6dbaf00049fcc0358e8d3f0d6..c55c6ba83db216d974120478e690e82eb60d5d9a 100644
--- a/src/IceTargetLoweringMIPS32.h
+++ b/src/IceTargetLoweringMIPS32.h
@@ -112,6 +112,11 @@ public:
uint32_t maxOutArgsSizeBytes() const override { return MaxOutArgsSizeBytes; }
+ uint32_t getOffset(uint32_t CurrentOffset, uint32_t Size) const override {
+ (void)Size;
+ return CurrentOffset + MaxOutArgsSizeBytes;
+ }
+
bool shouldSplitToVariable64On32(Type Ty) const override {
return Ty == IceType_i64;
}
@@ -608,6 +613,8 @@ public:
void addiu_sp(uint32_t StackOffset);
void lw(Variable *Dest, OperandMIPS32Mem *Mem);
void sw(Variable *Dest, OperandMIPS32Mem *Mem);
+ void ll(Variable *Dest, OperandMIPS32Mem *Mem);
+ void sc(Variable *Dest, OperandMIPS32Mem *Mem);
void lwc1(Variable *Dest, OperandMIPS32Mem *Mem, RelocOp Reloc = RO_No);
void ldc1(Variable *Dest, OperandMIPS32Mem *Mem, RelocOp Reloc = RO_No);
void ret(Variable *RetAddr, Variable *RetValue);

Powered by Google App Engine
This is Rietveld 408576698