Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(13)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: tests_lit/llvm2ice_tests/fused-alloca.ll

Issue 2619363003: Subzero, MIPS32: Atomic intrinsics fixes (Closed)
Patch Set: Addressed review comments Created 3 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLoweringMIPS32.cpp ('k') | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; This is a basic test of the alloca instruction. 1 ; This is a basic test of the alloca instruction.
2 2
3 ; RUN: %if --need=target_X8632 --command %p2i --filetype=obj --disassemble \ 3 ; RUN: %if --need=target_X8632 --command %p2i --filetype=obj --disassemble \
4 ; RUN: --target x8632 -i %s --args -O2 -allow-externally-defined-symbols \ 4 ; RUN: --target x8632 -i %s --args -O2 -allow-externally-defined-symbols \
5 ; RUN: | %if --need=target_X8632 --command FileCheck %s 5 ; RUN: | %if --need=target_X8632 --command FileCheck %s
6 6
7 ; RUN: %if --need=target_MIPS32 --need=allow_dump \ 7 ; RUN: %if --need=target_MIPS32 --need=allow_dump \
8 ; RUN: --command %p2i --filetype=asm --assemble --disassemble --target \ 8 ; RUN: --command %p2i --filetype=asm --assemble --disassemble --target \
9 ; RUN: mips32 -i %s --args -O2 -allow-externally-defined-symbols \ 9 ; RUN: mips32 -i %s --args -O2 -allow-externally-defined-symbols \
10 ; RUN: | %if --need=target_MIPS32 --need=allow_dump \ 10 ; RUN: | %if --need=target_MIPS32 --need=allow_dump \
(...skipping 138 matching lines...) Expand 10 before | Expand all | Expand 10 after
149 ; CHECK-NEXT: mov DWORD PTR [edx],eax 149 ; CHECK-NEXT: mov DWORD PTR [edx],eax
150 ; CHECK-NEXT: mov esp,ebp 150 ; CHECK-NEXT: mov esp,ebp
151 ; CHECK-NEXT: pop ebp 151 ; CHECK-NEXT: pop ebp
152 ; MIPS32-LABEL: fused_small_align_with_dynamic 152 ; MIPS32-LABEL: fused_small_align_with_dynamic
153 ; MIPS32: addiu sp,sp,{{.*}} 153 ; MIPS32: addiu sp,sp,{{.*}}
154 ; MIPS32: sw s8,{{.*}}(sp) 154 ; MIPS32: sw s8,{{.*}}(sp)
155 ; MIPS32: move s8,sp 155 ; MIPS32: move s8,sp
156 ; MIPS32: addiu v0,sp,0 156 ; MIPS32: addiu v0,sp,0
157 ; MIPS32: addiu v1,sp,16 157 ; MIPS32: addiu v1,sp,16
158 ; MIPS32: move a1,a0 158 ; MIPS32: move a1,a0
159 ; MIPS32: » sw» a1,16(s8) 159 ; MIPS32: » sw» a1,32(s8)
160 ; MIPS32: move a1,a0 160 ; MIPS32: move a1,a0
161 ; MIPS32: sw a1,0(v0) 161 ; MIPS32: sw a1,0(v0)
162 ; MIPS32: sw a0,0(v1) 162 ; MIPS32: sw a0,0(v1)
163 ; MIPS32: move sp,s8 163 ; MIPS32: move sp,s8
164 ; MIPS32: lw s8,{{.*}}(sp) 164 ; MIPS32: lw s8,{{.*}}(sp)
165 ; MIPS32: addiu sp,sp,{{.*}} 165 ; MIPS32: addiu sp,sp,{{.*}}
166 166
167 ; Test that a sequence with greater than stack alignment and dynamic size 167 ; Test that a sequence with greater than stack alignment and dynamic size
168 ; get folded and referenced correctly; 168 ; get folded and referenced correctly;
169 169
(...skipping 44 matching lines...) Expand 10 before | Expand all | Expand 10 after
214 ; MIPS32: sw s8,{{.*}}(sp) 214 ; MIPS32: sw s8,{{.*}}(sp)
215 ; MIPS32: move s8,sp 215 ; MIPS32: move s8,sp
216 ; MIPS32: addiu v0,sp,0 216 ; MIPS32: addiu v0,sp,0
217 ; MIPS32: addiu v1,sp,64 217 ; MIPS32: addiu v1,sp,64
218 ; MIPS32: move a1,v0 218 ; MIPS32: move a1,v0
219 ; MIPS32: move a2,a0 219 ; MIPS32: move a2,a0
220 ; MIPS32: sw a2,0(a1) 220 ; MIPS32: sw a2,0(a1)
221 ; MIPS32: move a1,a0 221 ; MIPS32: move a1,a0
222 ; MIPS32: sw a1,32(v0) 222 ; MIPS32: sw a1,32(v0)
223 ; MIPS32: move v0,a0 223 ; MIPS32: move v0,a0
224 ; MIPS32: » sw» v0,64(s8) 224 ; MIPS32: » sw» v0,80(s8)
225 ; MIPS32: move v0,a0 225 ; MIPS32: move v0,a0
226 ; MIPS32: » sw» v0,48(s8) 226 ; MIPS32: » sw» v0,96(s8)
227 ; MIPS32: sw a0,0(v1) 227 ; MIPS32: sw a0,0(v1)
228 ; MIPS32: move sp,s8 228 ; MIPS32: move sp,s8
229 ; MIPS32: lw s8,{{.*}}(sp) 229 ; MIPS32: lw s8,{{.*}}(sp)
230 ; MIPS32: addiu sp,sp,{{.*}} 230 ; MIPS32: addiu sp,sp,{{.*}}
OLDNEW
« no previous file with comments | « src/IceTargetLoweringMIPS32.cpp ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698