OLD | NEW |
1 /* | 1 /* |
2 * Copyright (C) 2006, 2007, 2008, 2009, 2013 Apple Inc. All rights reserved. | 2 * Copyright (C) 2006, 2007, 2008, 2009, 2013 Apple Inc. All rights reserved. |
3 * Copyright (C) 2007-2009 Torch Mobile, Inc. | 3 * Copyright (C) 2007-2009 Torch Mobile, Inc. |
4 * Copyright (C) 2010, 2011 Research In Motion Limited. All rights reserved. | 4 * Copyright (C) 2010, 2011 Research In Motion Limited. All rights reserved. |
5 * Copyright (C) 2013 Samsung Electronics. All rights reserved. | 5 * Copyright (C) 2013 Samsung Electronics. All rights reserved. |
6 * | 6 * |
7 * Redistribution and use in source and binary forms, with or without | 7 * Redistribution and use in source and binary forms, with or without |
8 * modification, are permitted provided that the following conditions | 8 * modification, are permitted provided that the following conditions |
9 * are met: | 9 * are met: |
10 * 1. Redistributions of source code must retain the above copyright | 10 * 1. Redistributions of source code must retain the above copyright |
(...skipping 119 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
130 #define WTF_CPU_ARM_THUMB2 0 | 130 #define WTF_CPU_ARM_THUMB2 0 |
131 #else | 131 #else |
132 #error "Unsupported ARM architecture" | 132 #error "Unsupported ARM architecture" |
133 #endif | 133 #endif |
134 #endif /* !defined(WTF_CPU_ARM_THUMB2) */ | 134 #endif /* !defined(WTF_CPU_ARM_THUMB2) */ |
135 | 135 |
136 #if defined(__ARM_NEON__) && !defined(WTF_CPU_ARM_NEON) | 136 #if defined(__ARM_NEON__) && !defined(WTF_CPU_ARM_NEON) |
137 #define WTF_CPU_ARM_NEON 1 | 137 #define WTF_CPU_ARM_NEON 1 |
138 #endif | 138 #endif |
139 | 139 |
140 #if CPU(ARM_NEON) && (!COMPILER(GCC) || GCC_VERSION_AT_LEAST(4, 7, 0)) | 140 #if CPU(ARM_NEON) && \ |
| 141 (COMPILER(CLANG) || !COMPILER(GCC) || GCC_VERSION_AT_LEAST(4, 7, 0)) |
141 // All NEON intrinsics usage can be disabled by this macro. | 142 // All NEON intrinsics usage can be disabled by this macro. |
142 #define HAVE_ARM_NEON_INTRINSICS 1 | 143 #define HAVE_ARM_NEON_INTRINSICS 1 |
143 #endif | 144 #endif |
144 | 145 |
145 #endif /* ARM */ | 146 #endif /* ARM */ |
146 | 147 |
147 /* CPU(ARM64) - AArch64 64-bit */ | 148 /* CPU(ARM64) - AArch64 64-bit */ |
148 #if defined(__aarch64__) | 149 #if defined(__aarch64__) |
149 #define WTF_CPU_ARM64 1 | 150 #define WTF_CPU_ARM64 1 |
150 #define WTF_CPU_64BIT 1 | 151 #define WTF_CPU_64BIT 1 |
(...skipping 10 matching lines...) Expand all Loading... |
161 #if defined(__mips_msa) && defined(__mips_isa_rev) && (__mips_isa_rev >= 5) | 162 #if defined(__mips_msa) && defined(__mips_isa_rev) && (__mips_isa_rev >= 5) |
162 // All MSA intrinsics usage can be disabled by this macro. | 163 // All MSA intrinsics usage can be disabled by this macro. |
163 #define HAVE_MIPS_MSA_INTRINSICS 1 | 164 #define HAVE_MIPS_MSA_INTRINSICS 1 |
164 #endif | 165 #endif |
165 | 166 |
166 #if !defined(WTF_CPU_64BIT) | 167 #if !defined(WTF_CPU_64BIT) |
167 #define WTF_CPU_32BIT 1 | 168 #define WTF_CPU_32BIT 1 |
168 #endif | 169 #endif |
169 | 170 |
170 #endif /* WTF_CPU_h */ | 171 #endif /* WTF_CPU_h */ |
OLD | NEW |