Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(140)

Side by Side Diff: src/mips64/macro-assembler-mips64.h

Issue 2477453005: MIPS[64]: Optimize kMips[64]Tst in code-generator-mips[64].cc (Closed)
Patch Set: Address code review remarks Created 4 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_MIPS_MACRO_ASSEMBLER_MIPS_H_ 5 #ifndef V8_MIPS_MACRO_ASSEMBLER_MIPS_H_
6 #define V8_MIPS_MACRO_ASSEMBLER_MIPS_H_ 6 #define V8_MIPS_MACRO_ASSEMBLER_MIPS_H_
7 7
8 #include "src/assembler.h" 8 #include "src/assembler.h"
9 #include "src/globals.h" 9 #include "src/globals.h"
10 #include "src/mips64/assembler-mips64.h" 10 #include "src/mips64/assembler-mips64.h"
(...skipping 855 matching lines...) Expand 10 before | Expand all | Expand 10 after
866 // register dst. 866 // register dst.
867 void StoreToSafepointRegisterSlot(Register src, Register dst); 867 void StoreToSafepointRegisterSlot(Register src, Register dst);
868 // Load the value of the src register from its safepoint stack slot 868 // Load the value of the src register from its safepoint stack slot
869 // into register dst. 869 // into register dst.
870 void LoadFromSafepointRegisterSlot(Register dst, Register src); 870 void LoadFromSafepointRegisterSlot(Register dst, Register src);
871 871
872 // MIPS64 R2 instruction macro. 872 // MIPS64 R2 instruction macro.
873 void Ins(Register rt, Register rs, uint16_t pos, uint16_t size); 873 void Ins(Register rt, Register rs, uint16_t pos, uint16_t size);
874 void Dins(Register rt, Register rs, uint16_t pos, uint16_t size); 874 void Dins(Register rt, Register rs, uint16_t pos, uint16_t size);
875 void Ext(Register rt, Register rs, uint16_t pos, uint16_t size); 875 void Ext(Register rt, Register rs, uint16_t pos, uint16_t size);
876
877 void ExtractBits(Register rt, Register rs, uint16_t pos, uint16_t size);
878
876 void Dext(Register rt, Register rs, uint16_t pos, uint16_t size); 879 void Dext(Register rt, Register rs, uint16_t pos, uint16_t size);
877 void Dextm(Register rt, Register rs, uint16_t pos, uint16_t size); 880 void Dextm(Register rt, Register rs, uint16_t pos, uint16_t size);
878 void Dextu(Register rt, Register rs, uint16_t pos, uint16_t size); 881 void Dextu(Register rt, Register rs, uint16_t pos, uint16_t size);
879 void Neg_s(FPURegister fd, FPURegister fs); 882 void Neg_s(FPURegister fd, FPURegister fs);
880 void Neg_d(FPURegister fd, FPURegister fs); 883 void Neg_d(FPURegister fd, FPURegister fs);
881 884
882 // MIPS64 R6 instruction macros. 885 // MIPS64 R6 instruction macros.
883 void Bovc(Register rt, Register rs, Label* L); 886 void Bovc(Register rt, Register rs, Label* L);
884 void Bnvc(Register rt, Register rs, Label* L); 887 void Bnvc(Register rt, Register rs, Label* L);
885 888
(...skipping 1151 matching lines...) Expand 10 before | Expand all | Expand 10 after
2037 dd(GetLabelFunction(index)); 2040 dd(GetLabelFunction(index));
2038 } 2041 }
2039 } 2042 }
2040 2043
2041 #define ACCESS_MASM(masm) masm-> 2044 #define ACCESS_MASM(masm) masm->
2042 2045
2043 } // namespace internal 2046 } // namespace internal
2044 } // namespace v8 2047 } // namespace v8
2045 2048
2046 #endif // V8_MIPS_MACRO_ASSEMBLER_MIPS_H_ 2049 #endif // V8_MIPS_MACRO_ASSEMBLER_MIPS_H_
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698