Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(225)

Issues Search
    My Issues | Starred     Open | Closed | All

Unified Diff: tests_lit/assembler/mips32/encoding_intrinsics.ll

Issue 2368343003: Subzero, MIPS32: Intrinsic call Bswap for i16, i32 and i64 (Closed)
Patch Set: Addressing review comments Created 4 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« src/IceTargetLoweringMIPS32.cpp ('K') | « src/IceTargetLoweringMIPS32.cpp ('k') | tests_lit/llvm2ice_tests/nacl-other-intrinsics.ll » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/assembler/mips32/encoding_intrinsics.ll
diff --git a/tests_lit/assembler/mips32/encoding_intrinsics.ll b/tests_lit/assembler/mips32/encoding_intrinsics.ll
index d5664ddb79eac86af66e6a38bb31f46eed592fb5..5323a223cc60eacbcff15b76f9216a776d765231 100644
--- a/tests_lit/assembler/mips32/encoding_intrinsics.ll
+++ b/tests_lit/assembler/mips32/encoding_intrinsics.ll
@@ -22,12 +22,478 @@
; RUN: --args -O2 --allow-externally-defined-symbols --skip-unimplemented \
; RUN: | FileCheck %s --check-prefix=DIS
+declare i16 @llvm.bswap.i16(i16)
+declare i32 @llvm.bswap.i32(i32)
+declare i64 @llvm.bswap.i64(i64)
declare i32 @llvm.ctlz.i32(i32, i1)
declare i64 @llvm.ctlz.i64(i64, i1)
declare i32 @llvm.cttz.i32(i32, i1)
declare i64 @llvm.cttz.i64(i64, i1)
declare void @llvm.trap()
+define internal i32 @encBswap16(i32 %x) {
+entry:
+ %x_trunc = trunc i32 %x to i16
+ %r = call i16 @llvm.bswap.i16(i16 %x_trunc)
+ %r_zext = zext i16 %r to i32
+ ret i32 %r_zext
+}
+
+; ASM-LABEL: encBswap16
+; ASM-NEXT: .LencBswap16$entry:
+; ASM-NEXT: sll $v0, $a0, 8
+; ASM-NEXT: lui $v1, 255
+; ASM-NEXT: and $v0, $v0, $v1
+; ASM-NEXT: sll $a0, $a0, 24
+; ASM-NEXT: or $v0, $a0, $v0
+; ASM-NEXT: srl $v0, $v0, 16
+; ASM-NEXT: andi $v0, $v0, 65535
+; ASM-NEXT: jr $ra
+
+; DIS-LABEL: {{.*}} <encBswap16>:
+; DIS-NEXT: {{.*}} 00041200 sll v0,a0,0x8
+; DIS-NEXT: {{.*}} 3c0300ff lui v1,0xff
+; DIS-NEXT: {{.*}} 00431024 and v0,v0,v1
+; DIS-NEXT: {{.*}} 00042600 sll a0,a0,0x18
+; DIS-NEXT: {{.*}} 00821025 or v0,a0,v0
+; DIS-NEXT: {{.*}} 00021402 srl v0,v0,0x10
+; DIS-NEXT: {{.*}} 3042ffff andi v0,v0,0xffff
+; DIS-NEXT: {{.*}} 03e00008 jr ra
+
+; IASM-LABEL: encBswap16
+; IASM-NEXT: .LencBswap16$entry:
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x12
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x3
+; IASM-NEXT: .byte 0x3c
+; IASM-NEXT: .byte 0x24
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0x43
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x26
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0x82
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x14
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0x42
+; IASM-NEXT: .byte 0x30
+; IASM-NEXT: .byte 0x8
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xe0
+; IASM-NEXT: .byte 0x3
+
+define internal i32 @encBswap32(i32 %x) {
+entry:
+ %r = call i32 @llvm.bswap.i32(i32 %x)
+ ret i32 %r
+}
+
+; ASM-LABEL: encBswap32
+; ASM-NEXT: .LencBswap32$entry:
+; ASM-NEXT: srl $v0, $a0, 24
+; ASM-NEXT: srl $v1, $a0, 8
+; ASM-NEXT: andi $v1, $v1, 65280
+; ASM-NEXT: or $v0, $v1, $v0
+; ASM-NEXT: sll $v1, $a0, 8
+; ASM-NEXT: lui $a1, 255
+; ASM-NEXT: and $v1, $v1, $a1
+; ASM-NEXT: sll $a0, $a0, 24
+; ASM-NEXT: or $v1, $a0, $v1
+; ASM-NEXT: or $v1, $v1, $v0
+; ASM-NEXT: move $v0, $v1
+; ASM-NEXT: jr $ra
+
+; DIS-LABEL: {{.*}} <encBswap32>:
+; DIS-NEXT: {{.*}} 00041602 srl v0,a0,0x18
+; DIS-NEXT: {{.*}} 00041a02 srl v1,a0,0x8
+; DIS-NEXT: {{.*}} 3063ff00 andi v1,v1,0xff00
+; DIS-NEXT: {{.*}} 00621025 or v0,v1,v0
+; DIS-NEXT: {{.*}} 00041a00 sll v1,a0,0x8
+; DIS-NEXT: {{.*}} 3c0500ff lui a1,0xff
+; DIS-NEXT: {{.*}} 00651824 and v1,v1,a1
+; DIS-NEXT: {{.*}} 00042600 sll a0,a0,0x18
+; DIS-NEXT: {{.*}} 00831825 or v1,a0,v1
+; DIS-NEXT: {{.*}} 00621825 or v1,v1,v0
+; DIS-NEXT: {{.*}} 00601021 move v0,v1
+; DIS-NEXT: {{.*}} 03e00008 jr ra
+
+; IASM-LABEL: encBswap32
+; IASM-NEXT: .LencBswap32$entry:
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x16
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x1a
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0x63
+; IASM-NEXT: .byte 0x30
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0x62
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x1a
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x5
+; IASM-NEXT: .byte 0x3c
+; IASM-NEXT: .byte 0x24
+; IASM-NEXT: .byte 0x18
+; IASM-NEXT: .byte 0x65
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x26
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x18
+; IASM-NEXT: .byte 0x83
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x18
+; IASM-NEXT: .byte 0x62
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x21
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0x60
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x8
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xe0
+; IASM-NEXT: .byte 0x3
+
+define internal i64 @encBswap64(i64 %x) {
+entry:
+ %r = call i64 @llvm.bswap.i64(i64 %x)
+ ret i64 %r
+}
+
+; ASM-LABEL: encBswap64
+; ASM-NEXT: .LencBswap64$entry:
+; ASM-NEXT: sll $v0, $a1, 8
+; ASM-NEXT: srl $v1, $a1, 24
+; ASM-NEXT: srl $a2, $a1, 8
+; ASM-NEXT: andi $a2, $a2, 65280
+; ASM-NEXT: lui $a3, 255
+; ASM-NEXT: or $a2, $a2, $v1
+; ASM-NEXT: and $v0, $v0, $a3
+; ASM-NEXT: sll $a1, $a1, 24
+; ASM-NEXT: or $a1, $a1, $v0
+; ASM-NEXT: srl $v0, $a0, 24
+; ASM-NEXT: srl $v1, $a0, 8
+; ASM-NEXT: andi $v1, $v1, 65280
+; ASM-NEXT: or $a1, $a1, $a2
+; ASM-NEXT: or $v1, $v1, $v0
+; ASM-NEXT: sll $v0, $a0, 8
+; ASM-NEXT: and $v0, $v0, $a3
+; ASM-NEXT: sll $a0, $a0, 24
+; ASM-NEXT: or $a0, $a0, $v0
+; ASM-NEXT: or $a0, $a0, $v1
+; ASM-NEXT: move $v0, $a1
+; ASM-NEXT: move $v1, $a0
+; ASM-NEXT: jr $ra
+
+; DIS-LABEL: {{.*}} <encBswap64>:
+; DIS-NEXT: {{.*}} 00051200 sll v0,a1,0x8
+; DIS-NEXT: {{.*}} 00051e02 srl v1,a1,0x18
+; DIS-NEXT: {{.*}} 00053202 srl a2,a1,0x8
+; DIS-NEXT: {{.*}} 30c6ff00 andi a2,a2,0xff00
+; DIS-NEXT: {{.*}} 3c0700ff lui a3,0xff
+; DIS-NEXT: {{.*}} 00c33025 or a2,a2,v1
+; DIS-NEXT: {{.*}} 00471024 and v0,v0,a3
+; DIS-NEXT: {{.*}} 00052e00 sll a1,a1,0x18
+; DIS-NEXT: {{.*}} 00a22825 or a1,a1,v0
+; DIS-NEXT: {{.*}} 00041602 srl v0,a0,0x18
+; DIS-NEXT: {{.*}} 00041a02 srl v1,a0,0x8
+; DIS-NEXT: {{.*}} 3063ff00 andi v1,v1,0xff00
+; DIS-NEXT: {{.*}} 00a62825 or a1,a1,a2
+; DIS-NEXT: {{.*}} 00621825 or v1,v1,v0
+; DIS-NEXT: {{.*}} 00041200 sll v0,a0,0x8
+; DIS-NEXT: {{.*}} 00471024 and v0,v0,a3
+; DIS-NEXT: {{.*}} 00042600 sll a0,a0,0x18
+; DIS-NEXT: {{.*}} 00822025 or a0,a0,v0
+; DIS-NEXT: {{.*}} 00832025 or a0,a0,v1
+; DIS-NEXT: {{.*}} 00a01021 move v0,a1
+; DIS-NEXT: {{.*}} 00801821 move v1,a0
+; DIS-NEXT: {{.*}} 03e00008 jr ra
+
+
+; IASM-LABEL: encBswap64
+; IASM-NEXT: .LencBswap64$entry:
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x12
+; IASM-NEXT: .byte 0x5
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x1e
+; IASM-NEXT: .byte 0x5
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x32
+; IASM-NEXT: .byte 0x5
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0xc6
+; IASM-NEXT: .byte 0x30
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x7
+; IASM-NEXT: .byte 0x3c
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x30
+; IASM-NEXT: .byte 0xc3
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x24
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0x47
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2e
+; IASM-NEXT: .byte 0x5
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x28
+; IASM-NEXT: .byte 0xa2
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x16
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x1a
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0x63
+; IASM-NEXT: .byte 0x30
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x28
+; IASM-NEXT: .byte 0xa6
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x18
+; IASM-NEXT: .byte 0x62
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x12
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x24
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0x47
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x26
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x20
+; IASM-NEXT: .byte 0x82
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x20
+; IASM-NEXT: .byte 0x83
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x21
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0xa0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x21
+; IASM-NEXT: .byte 0x18
+; IASM-NEXT: .byte 0x80
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x8
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xe0
+; IASM-NEXT: .byte 0x3
+
+define internal i64 @encBswap64Undef() {
+entry:
+ %r = call i64 @llvm.bswap.i64(i64 undef)
+ ret i64 %r
+}
+
+; ASM-LABEL: encBswap64Undef
+; ASM-NEXT: .LencBswap64Undef$entry:
+; ASM-NEXT: # $zero = def.pseudo
+; ASM-NEXT: addiu $v0, $zero, 0
+; ASM-NEXT: # $zero = def.pseudo
+; ASM-NEXT: addiu $v1, $zero, 0
+; ASM-NEXT: sll $a0, $v1, 8
+; ASM-NEXT: srl $a1, $v1, 24
+; ASM-NEXT: srl $a2, $v1, 8
+; ASM-NEXT: andi $a2, $a2, 65280
+; ASM-NEXT: lui $a3, 255
+; ASM-NEXT: or $a2, $a2, $a1
+; ASM-NEXT: and $a0, $a0, $a3
+; ASM-NEXT: sll $v1, $v1, 24
+; ASM-NEXT: or $v1, $v1, $a0
+; ASM-NEXT: srl $a0, $v0, 24
+; ASM-NEXT: srl $a1, $v0, 8
+; ASM-NEXT: andi $a1, $a1, 65280
+; ASM-NEXT: or $v1, $v1, $a2
+; ASM-NEXT: or $a1, $a1, $a0
+; ASM-NEXT: sll $a0, $v0, 8
+; ASM-NEXT: and $a0, $a0, $a3
+; ASM-NEXT: sll $v0, $v0, 24
+; ASM-NEXT: or $v0, $v0, $a0
+; ASM-NEXT: or $v0, $v0, $a1
+; ASM-NEXT: move $a0, $v0
+; ASM-NEXT: move $v0, $v1
+; ASM-NEXT: move $v1, $a0
+; ASM-NEXT: jr $ra
+
+; DIS-LABEL: {{.*}} <encBswap64Undef>:
+; DIS-NEXT: {{.*}} 24020000 li v0,0
+; DIS-NEXT: {{.*}} 24030000 li v1,0
+; DIS-NEXT: {{.*}} 00032200 sll a0,v1,0x8
+; DIS-NEXT: {{.*}} 00032e02 srl a1,v1,0x18
+; DIS-NEXT: {{.*}} 00033202 srl a2,v1,0x8
+; DIS-NEXT: {{.*}} 30c6ff00 andi a2,a2,0xff00
+; DIS-NEXT: {{.*}} 3c0700ff lui a3,0xff
+; DIS-NEXT: {{.*}} 00c53025 or a2,a2,a1
+; DIS-NEXT: {{.*}} 00872024 and a0,a0,a3
+; DIS-NEXT: {{.*}} 00031e00 sll v1,v1,0x18
+; DIS-NEXT: {{.*}} 00641825 or v1,v1,a0
+; DIS-NEXT: {{.*}} 00022602 srl a0,v0,0x18
+; DIS-NEXT: {{.*}} 00022a02 srl a1,v0,0x8
+; DIS-NEXT: {{.*}} 30a5ff00 andi a1,a1,0xff00
+; DIS-NEXT: {{.*}} 00661825 or v1,v1,a2
+; DIS-NEXT: {{.*}} 00a42825 or a1,a1,a0
+; DIS-NEXT: {{.*}} 00022200 sll a0,v0,0x8
+; DIS-NEXT: {{.*}} 00872024 and a0,a0,a3
+; DIS-NEXT: {{.*}} 00021600 sll v0,v0,0x18
+; DIS-NEXT: {{.*}} 00441025 or v0,v0,a0
+; DIS-NEXT: {{.*}} 00451025 or v0,v0,a1
+; DIS-NEXT: {{.*}} 00402021 move a0,v0
+; DIS-NEXT: {{.*}} 00601021 move v0,v1
+; DIS-NEXT: {{.*}} 00801821 move v1,a0
+; DIS-NEXT: {{.*}} 03e00008 jr ra
+
+; IASM-LABEL: encBswap64Undef
+; IASM-NEXT: .LencBswap64Undef$entry:
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x24
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x3
+; IASM-NEXT: .byte 0x24
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x22
+; IASM-NEXT: .byte 0x3
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x2e
+; IASM-NEXT: .byte 0x3
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x32
+; IASM-NEXT: .byte 0x3
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0xc6
+; IASM-NEXT: .byte 0x30
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x7
+; IASM-NEXT: .byte 0x3c
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x30
+; IASM-NEXT: .byte 0xc5
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x24
+; IASM-NEXT: .byte 0x20
+; IASM-NEXT: .byte 0x87
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x1e
+; IASM-NEXT: .byte 0x3
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x18
+; IASM-NEXT: .byte 0x64
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x26
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x2a
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xff
+; IASM-NEXT: .byte 0xa5
+; IASM-NEXT: .byte 0x30
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x18
+; IASM-NEXT: .byte 0x66
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x28
+; IASM-NEXT: .byte 0xa4
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x22
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x24
+; IASM-NEXT: .byte 0x20
+; IASM-NEXT: .byte 0x87
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x16
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0x44
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x25
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0x45
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x21
+; IASM-NEXT: .byte 0x20
+; IASM-NEXT: .byte 0x40
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x21
+; IASM-NEXT: .byte 0x10
+; IASM-NEXT: .byte 0x60
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x21
+; IASM-NEXT: .byte 0x18
+; IASM-NEXT: .byte 0x80
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x8
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xe0
+; IASM-NEXT: .byte 0x3
+
define internal i32 @encCtlz32(i32 %x) {
entry:
%r = call i32 @llvm.ctlz.i32(i32 %x, i1 false)
« src/IceTargetLoweringMIPS32.cpp ('K') | « src/IceTargetLoweringMIPS32.cpp ('k') | tests_lit/llvm2ice_tests/nacl-other-intrinsics.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698