Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(383)

Side by Side Diff: src/IceAssemblerMIPS32.h

Issue 2364093002: Subzero, MIPS32: Intrinsic calls Ctlz and Cttz for i64 (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Bitcast added Created 4 years, 2 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 //===- subzero/src/IceAssemblerMIPS32.h - Assembler for MIPS ----*- C++ -*-===// 1 //===- subzero/src/IceAssemblerMIPS32.h - Assembler for MIPS ----*- C++ -*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 140 matching lines...) Expand 10 before | Expand all | Expand 10 after
151 void cvt_s_d(const Operand *OpFd, const Operand *OpFs); 151 void cvt_s_d(const Operand *OpFd, const Operand *OpFs);
152 152
153 void cvt_s_l(const Operand *OpFd, const Operand *OpFs); 153 void cvt_s_l(const Operand *OpFd, const Operand *OpFs);
154 154
155 void cvt_s_w(const Operand *OpFd, const Operand *OpFs); 155 void cvt_s_w(const Operand *OpFd, const Operand *OpFs);
156 156
157 void div_d(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt); 157 void div_d(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt);
158 158
159 void div_s(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt); 159 void div_s(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt);
160 160
161 void lui(const Operand *OpRt, const uint16_t Imm);
162
161 void lw(const Operand *OpRt, const Operand *OpBase, const uint32_t Offset); 163 void lw(const Operand *OpRt, const Operand *OpBase, const uint32_t Offset);
162 164
163 void mfc1(const Operand *OpRt, const Operand *OpFs); 165 void mfc1(const Operand *OpRt, const Operand *OpFs);
164 166
165 void mov_d(const Operand *OpFd, const Operand *OpFs); 167 void mov_d(const Operand *OpFd, const Operand *OpFs);
166 168
167 void mov_s(const Operand *OpFd, const Operand *OpFs); 169 void mov_s(const Operand *OpFd, const Operand *OpFs);
168 170
169 void move(const Operand *OpRd, const Operand *OpRs); 171 void move(const Operand *OpRd, const Operand *OpRs);
170 172
(...skipping 133 matching lines...) Expand 10 before | Expand all | Expand 10 after
304 void emitInst(IValueT Value) { 306 void emitInst(IValueT Value) {
305 AssemblerBuffer::EnsureCapacity _(&Buffer); 307 AssemblerBuffer::EnsureCapacity _(&Buffer);
306 Buffer.emit<IValueT>(Value); 308 Buffer.emit<IValueT>(Value);
307 } 309 }
308 }; 310 };
309 311
310 } // end of namespace MIPS32 312 } // end of namespace MIPS32
311 } // end of namespace Ice 313 } // end of namespace Ice
312 314
313 #endif // SUBZERO_SRC_ICEASSEMBLERMIPS32_H 315 #endif // SUBZERO_SRC_ICEASSEMBLERMIPS32_H
OLDNEW
« no previous file with comments | « no previous file | src/IceAssemblerMIPS32.cpp » ('j') | tests_lit/assembler/mips32/encoding_intrinsics.ll » ('J')

Powered by Google App Engine
This is Rietveld 408576698