Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(670)

Side by Side Diff: src/IceInstMIPS32.cpp

Issue 2337023003: Subzero, MIPS32: lowerSelect for i1, i8, i16, i32, f32, f64 (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Created 4 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 //===- subzero/src/IceInstMips32.cpp - Mips32 instruction implementation --===// 1 //===- subzero/src/IceInstMips32.cpp - Mips32 instruction implementation --===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 // 9 //
10 /// \file 10 /// \file
(...skipping 71 matching lines...) Expand 10 before | Expand all | Expand 10 after
82 template <> const char *InstMIPS32La::Opcode = "la"; 82 template <> const char *InstMIPS32La::Opcode = "la";
83 template <> const char *InstMIPS32Ldc1::Opcode = "ldc1"; 83 template <> const char *InstMIPS32Ldc1::Opcode = "ldc1";
84 template <> const char *InstMIPS32Lui::Opcode = "lui"; 84 template <> const char *InstMIPS32Lui::Opcode = "lui";
85 template <> const char *InstMIPS32Lw::Opcode = "lw"; 85 template <> const char *InstMIPS32Lw::Opcode = "lw";
86 template <> const char *InstMIPS32Lwc1::Opcode = "lwc1"; 86 template <> const char *InstMIPS32Lwc1::Opcode = "lwc1";
87 template <> const char *InstMIPS32Mfc1::Opcode = "mfc1"; 87 template <> const char *InstMIPS32Mfc1::Opcode = "mfc1";
88 template <> const char *InstMIPS32Mfhi::Opcode = "mfhi"; 88 template <> const char *InstMIPS32Mfhi::Opcode = "mfhi";
89 template <> const char *InstMIPS32Mflo::Opcode = "mflo"; 89 template <> const char *InstMIPS32Mflo::Opcode = "mflo";
90 template <> const char *InstMIPS32Mov_d::Opcode = "mov.d"; 90 template <> const char *InstMIPS32Mov_d::Opcode = "mov.d";
91 template <> const char *InstMIPS32Mov_s::Opcode = "mov.s"; 91 template <> const char *InstMIPS32Mov_s::Opcode = "mov.s";
92 template <> const char *InstMIPS32Movn::Opcode = "movn";
93 template <> const char *InstMIPS32Movn_d::Opcode = "movn.d";
94 template <> const char *InstMIPS32Movn_s::Opcode = "movn.s";
95 template <> const char *InstMIPS32Movz::Opcode = "movz";
96 template <> const char *InstMIPS32Movz_d::Opcode = "movz.d";
97 template <> const char *InstMIPS32Movz_s::Opcode = "movz.s";
92 template <> const char *InstMIPS32Mtc1::Opcode = "mtc1"; 98 template <> const char *InstMIPS32Mtc1::Opcode = "mtc1";
93 template <> const char *InstMIPS32Mthi::Opcode = "mthi"; 99 template <> const char *InstMIPS32Mthi::Opcode = "mthi";
94 template <> const char *InstMIPS32Mtlo::Opcode = "mtlo"; 100 template <> const char *InstMIPS32Mtlo::Opcode = "mtlo";
95 template <> const char *InstMIPS32Mul::Opcode = "mul"; 101 template <> const char *InstMIPS32Mul::Opcode = "mul";
96 template <> const char *InstMIPS32Mul_d::Opcode = "mul.d"; 102 template <> const char *InstMIPS32Mul_d::Opcode = "mul.d";
97 template <> const char *InstMIPS32Mul_s::Opcode = "mul.s"; 103 template <> const char *InstMIPS32Mul_s::Opcode = "mul.s";
98 template <> const char *InstMIPS32Mult::Opcode = "mult"; 104 template <> const char *InstMIPS32Mult::Opcode = "mult";
99 template <> const char *InstMIPS32Multu::Opcode = "multu"; 105 template <> const char *InstMIPS32Multu::Opcode = "multu";
100 template <> const char *InstMIPS32Or::Opcode = "or"; 106 template <> const char *InstMIPS32Or::Opcode = "or";
101 template <> const char *InstMIPS32Ori::Opcode = "ori"; 107 template <> const char *InstMIPS32Ori::Opcode = "ori";
(...skipping 735 matching lines...) Expand 10 before | Expand all | Expand 10 after
837 template <> void InstMIPS32Lw::emitIAS(const Cfg *Func) const { 843 template <> void InstMIPS32Lw::emitIAS(const Cfg *Func) const {
838 auto *Asm = Func->getAssembler<MIPS32::AssemblerMIPS32>(); 844 auto *Asm = Func->getAssembler<MIPS32::AssemblerMIPS32>();
839 auto *Mem = llvm::dyn_cast<OperandMIPS32Mem>(getSrc(0)); 845 auto *Mem = llvm::dyn_cast<OperandMIPS32Mem>(getSrc(0));
840 ConstantInteger32 *Offset = llvm::cast<ConstantInteger32>(Mem->getOffset()); 846 ConstantInteger32 *Offset = llvm::cast<ConstantInteger32>(Mem->getOffset());
841 uint32_t Imm = static_cast<uint32_t>(Offset->getValue()); 847 uint32_t Imm = static_cast<uint32_t>(Offset->getValue());
842 Asm->lw(getDest(), Mem->getBase(), Imm); 848 Asm->lw(getDest(), Mem->getBase(), Imm);
843 } 849 }
844 850
845 } // end of namespace MIPS32 851 } // end of namespace MIPS32
846 } // end of namespace Ice 852 } // end of namespace Ice
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698