Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(226)

Side by Side Diff: src/IceTargetLoweringX86BaseImpl.h

Issue 2335933002: Subzero: x8664: Fix a "uitofp i32 to double" lowering error. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Created 4 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringX86BaseImpl.h - x86 lowering -*- C++ -*-==// 1 //===- subzero/src/IceTargetLoweringX86BaseImpl.h - x86 lowering -*- C++ -*-==//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 3044 matching lines...) Expand 10 before | Expand all | Expand 10 after
3055 T_1 = makeReg(IceType_i64); 3055 T_1 = makeReg(IceType_i64);
3056 } else { 3056 } else {
3057 assert(Src0RM->getType() != IceType_i64); 3057 assert(Src0RM->getType() != IceType_i64);
3058 assert(Traits::Is64Bit || Src0RM->getType() != IceType_i32); 3058 assert(Traits::Is64Bit || Src0RM->getType() != IceType_i32);
3059 T_1 = makeReg(IceType_i32); 3059 T_1 = makeReg(IceType_i32);
3060 } 3060 }
3061 Variable *T_2 = makeReg(DestTy); 3061 Variable *T_2 = makeReg(DestTy);
3062 if (Src0RM->getType() == T_1->getType()) 3062 if (Src0RM->getType() == T_1->getType())
3063 _mov(T_1, Src0RM); 3063 _mov(T_1, Src0RM);
3064 else 3064 else
3065 _movzx(T_1, Src0RM); 3065 _movzx(T_1, Src0RM)->setMustKeep();
3066 _cvt(T_2, T_1, Traits::Insts::Cvt::Si2ss); 3066 _cvt(T_2, T_1, Traits::Insts::Cvt::Si2ss);
3067 _mov(Dest, T_2); 3067 _mov(Dest, T_2);
3068 } 3068 }
3069 break; 3069 break;
3070 } 3070 }
3071 case InstCast::Bitcast: { 3071 case InstCast::Bitcast: {
3072 Operand *Src0 = Instr->getSrc(0); 3072 Operand *Src0 = Instr->getSrc(0);
3073 if (DestTy == Src0->getType()) { 3073 if (DestTy == Src0->getType()) {
3074 auto *Assign = InstAssign::create(Func, Dest, Src0); 3074 auto *Assign = InstAssign::create(Func, Dest, Src0);
3075 lowerAssign(Assign); 3075 lowerAssign(Assign);
(...skipping 5014 matching lines...) Expand 10 before | Expand all | Expand 10 after
8090 emitGlobal(*Var, SectionSuffix); 8090 emitGlobal(*Var, SectionSuffix);
8091 } 8091 }
8092 } 8092 }
8093 } break; 8093 } break;
8094 } 8094 }
8095 } 8095 }
8096 } // end of namespace X86NAMESPACE 8096 } // end of namespace X86NAMESPACE
8097 } // end of namespace Ice 8097 } // end of namespace Ice
8098 8098
8099 #endif // SUBZERO_SRC_ICETARGETLOWERINGX86BASEIMPL_H 8099 #endif // SUBZERO_SRC_ICETARGETLOWERINGX86BASEIMPL_H
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698