| OLD | NEW |
| 1 // Copyright 2012 the V8 project authors. All rights reserved. | 1 // Copyright 2012 the V8 project authors. All rights reserved. |
| 2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
| 3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
| 4 | 4 |
| 5 | 5 |
| 6 // Declares a Simulator for ARM instructions if we are not generating a native | 6 // Declares a Simulator for ARM instructions if we are not generating a native |
| 7 // ARM binary. This Simulator allows us to run and debug ARM code generation on | 7 // ARM binary. This Simulator allows us to run and debug ARM code generation on |
| 8 // regular desktop machines. | 8 // regular desktop machines. |
| 9 // V8 calls into generated code by "calling" the CALL_GENERATED_CODE macro, | 9 // V8 calls into generated code by "calling" the CALL_GENERATED_CODE macro, |
| 10 // which will start execution in the Simulator or forwards to the real entry | 10 // which will start execution in the Simulator or forwards to the real entry |
| (...skipping 309 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 320 // Executing is handled based on the instruction type. | 320 // Executing is handled based on the instruction type. |
| 321 // Both type 0 and type 1 rolled into one. | 321 // Both type 0 and type 1 rolled into one. |
| 322 void DecodeType01(Instruction* instr); | 322 void DecodeType01(Instruction* instr); |
| 323 void DecodeType2(Instruction* instr); | 323 void DecodeType2(Instruction* instr); |
| 324 void DecodeType3(Instruction* instr); | 324 void DecodeType3(Instruction* instr); |
| 325 void DecodeType4(Instruction* instr); | 325 void DecodeType4(Instruction* instr); |
| 326 void DecodeType5(Instruction* instr); | 326 void DecodeType5(Instruction* instr); |
| 327 void DecodeType6(Instruction* instr); | 327 void DecodeType6(Instruction* instr); |
| 328 void DecodeType7(Instruction* instr); | 328 void DecodeType7(Instruction* instr); |
| 329 | 329 |
| 330 // CP15 coprocessor instructions. |
| 331 void DecodeTypeCP15(Instruction* instr); |
| 332 |
| 330 // Support for VFP. | 333 // Support for VFP. |
| 331 void DecodeTypeVFP(Instruction* instr); | 334 void DecodeTypeVFP(Instruction* instr); |
| 332 void DecodeType6CoprocessorIns(Instruction* instr); | 335 void DecodeType6CoprocessorIns(Instruction* instr); |
| 333 void DecodeSpecialCondition(Instruction* instr); | 336 void DecodeSpecialCondition(Instruction* instr); |
| 334 | 337 |
| 335 void DecodeVMOVBetweenCoreAndSinglePrecisionRegisters(Instruction* instr); | 338 void DecodeVMOVBetweenCoreAndSinglePrecisionRegisters(Instruction* instr); |
| 336 void DecodeVCMP(Instruction* instr); | 339 void DecodeVCMP(Instruction* instr); |
| 337 void DecodeVCVTBetweenDoubleAndSingle(Instruction* instr); | 340 void DecodeVCVTBetweenDoubleAndSingle(Instruction* instr); |
| 338 void DecodeVCVTBetweenFloatingPointAndInteger(Instruction* instr); | 341 void DecodeVCVTBetweenFloatingPointAndInteger(Instruction* instr); |
| 339 | 342 |
| (...skipping 125 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 465 static inline void UnregisterCTryCatch(v8::internal::Isolate* isolate) { | 468 static inline void UnregisterCTryCatch(v8::internal::Isolate* isolate) { |
| 466 Simulator::current(isolate)->PopAddress(); | 469 Simulator::current(isolate)->PopAddress(); |
| 467 } | 470 } |
| 468 }; | 471 }; |
| 469 | 472 |
| 470 } // namespace internal | 473 } // namespace internal |
| 471 } // namespace v8 | 474 } // namespace v8 |
| 472 | 475 |
| 473 #endif // !defined(USE_SIMULATOR) | 476 #endif // !defined(USE_SIMULATOR) |
| 474 #endif // V8_ARM_SIMULATOR_ARM_H_ | 477 #endif // V8_ARM_SIMULATOR_ARM_H_ |
| OLD | NEW |