Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(11)

Side by Side Diff: src/IceTargetLoweringMIPS32.h

Issue 2313293002: [SubZero] Implement address optimization for MIPS (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Addressed review comments Created 4 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===// 1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 608 matching lines...) Expand 10 before | Expand all | Expand 10 after
619 static constexpr uint32_t CHAR_BITS = 8; 619 static constexpr uint32_t CHAR_BITS = 8;
620 static constexpr uint32_t INT32_BITS = 32; 620 static constexpr uint32_t INT32_BITS = 32;
621 size_t SpillAreaSizeBytes = 0; 621 size_t SpillAreaSizeBytes = 0;
622 size_t FixedAllocaSizeBytes = 0; 622 size_t FixedAllocaSizeBytes = 0;
623 size_t FixedAllocaAlignBytes = 0; 623 size_t FixedAllocaAlignBytes = 0;
624 size_t PreservedRegsSizeBytes = 0; 624 size_t PreservedRegsSizeBytes = 0;
625 625
626 private: 626 private:
627 ENABLE_MAKE_UNIQUE; 627 ENABLE_MAKE_UNIQUE;
628 628
629 OperandMIPS32Mem *formAddressingMode(Type Ty, Cfg *Func, const Inst *LdSt,
630 Operand *Base);
631
629 class ComputationTracker { 632 class ComputationTracker {
630 public: 633 public:
631 ComputationTracker() = default; 634 ComputationTracker() = default;
632 ~ComputationTracker() = default; 635 ~ComputationTracker() = default;
633 636
634 void forgetProducers() { KnownComputations.clear(); } 637 void forgetProducers() { KnownComputations.clear(); }
635 void recordProducers(CfgNode *Node); 638 void recordProducers(CfgNode *Node);
636 639
637 const Inst *getProducerOf(const Operand *Opnd) const { 640 const Inst *getProducerOf(const Operand *Opnd) const {
638 auto *Var = llvm::dyn_cast<Variable>(Opnd); 641 auto *Var = llvm::dyn_cast<Variable>(Opnd);
(...skipping 87 matching lines...) Expand 10 before | Expand all | Expand 10 after
726 explicit TargetHeaderMIPS32(GlobalContext *Ctx); 729 explicit TargetHeaderMIPS32(GlobalContext *Ctx);
727 730
728 private: 731 private:
729 ~TargetHeaderMIPS32() = default; 732 ~TargetHeaderMIPS32() = default;
730 }; 733 };
731 734
732 } // end of namespace MIPS32 735 } // end of namespace MIPS32
733 } // end of namespace Ice 736 } // end of namespace Ice
734 737
735 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H 738 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H
OLDNEW
« no previous file with comments | « no previous file | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698