| OLD | NEW |
| 1 // Copyright 2013 the V8 project authors. All rights reserved. | 1 // Copyright 2013 the V8 project authors. All rights reserved. |
| 2 // Redistribution and use in source and binary forms, with or without | 2 // Redistribution and use in source and binary forms, with or without |
| 3 // modification, are permitted provided that the following conditions are | 3 // modification, are permitted provided that the following conditions are |
| 4 // met: | 4 // met: |
| 5 // | 5 // |
| 6 // * Redistributions of source code must retain the above copyright | 6 // * Redistributions of source code must retain the above copyright |
| 7 // notice, this list of conditions and the following disclaimer. | 7 // notice, this list of conditions and the following disclaimer. |
| 8 // * Redistributions in binary form must reproduce the above | 8 // * Redistributions in binary form must reproduce the above |
| 9 // copyright notice, this list of conditions and the following | 9 // copyright notice, this list of conditions and the following |
| 10 // disclaimer in the documentation and/or other materials provided | 10 // disclaimer in the documentation and/or other materials provided |
| (...skipping 1181 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1192 const Register& Assembler::AppropriateZeroRegFor(const CPURegister& reg) const { | 1192 const Register& Assembler::AppropriateZeroRegFor(const CPURegister& reg) const { |
| 1193 return reg.Is64Bits() ? xzr : wzr; | 1193 return reg.Is64Bits() ? xzr : wzr; |
| 1194 } | 1194 } |
| 1195 | 1195 |
| 1196 | 1196 |
| 1197 void Assembler::LoadRelocated(const CPURegister& rt, const Operand& operand) { | 1197 void Assembler::LoadRelocated(const CPURegister& rt, const Operand& operand) { |
| 1198 LoadRelocatedValue(rt, operand, LDR_x_lit); | 1198 LoadRelocatedValue(rt, operand, LDR_x_lit); |
| 1199 } | 1199 } |
| 1200 | 1200 |
| 1201 | 1201 |
| 1202 inline void Assembler::CheckBufferSpace() { |
| 1203 ASSERT(pc_ < (buffer_ + buffer_size_)); |
| 1204 if (buffer_space() < kGap) { |
| 1205 GrowBuffer(); |
| 1206 } |
| 1207 } |
| 1208 |
| 1209 |
| 1202 inline void Assembler::CheckBuffer() { | 1210 inline void Assembler::CheckBuffer() { |
| 1203 ASSERT(pc_ < (buffer_ + buffer_size_)); | 1211 CheckBufferSpace(); |
| 1204 if (buffer_space() < kGap) { | |
| 1205 GrowBuffer(); | |
| 1206 } | |
| 1207 if (pc_offset() >= next_veneer_pool_check_) { | 1212 if (pc_offset() >= next_veneer_pool_check_) { |
| 1208 CheckVeneerPool(false, true); | 1213 CheckVeneerPool(false, true); |
| 1209 } | 1214 } |
| 1210 if (pc_offset() >= next_constant_pool_check_) { | 1215 if (pc_offset() >= next_constant_pool_check_) { |
| 1211 CheckConstPool(false, true); | 1216 CheckConstPool(false, true); |
| 1212 } | 1217 } |
| 1213 } | 1218 } |
| 1214 | 1219 |
| 1215 | 1220 |
| 1216 TypeFeedbackId Assembler::RecordedAstId() { | 1221 TypeFeedbackId Assembler::RecordedAstId() { |
| 1217 ASSERT(!recorded_ast_id_.IsNone()); | 1222 ASSERT(!recorded_ast_id_.IsNone()); |
| 1218 return recorded_ast_id_; | 1223 return recorded_ast_id_; |
| 1219 } | 1224 } |
| 1220 | 1225 |
| 1221 | 1226 |
| 1222 void Assembler::ClearRecordedAstId() { | 1227 void Assembler::ClearRecordedAstId() { |
| 1223 recorded_ast_id_ = TypeFeedbackId::None(); | 1228 recorded_ast_id_ = TypeFeedbackId::None(); |
| 1224 } | 1229 } |
| 1225 | 1230 |
| 1226 | 1231 |
| 1227 } } // namespace v8::internal | 1232 } } // namespace v8::internal |
| 1228 | 1233 |
| 1229 #endif // V8_ARM64_ASSEMBLER_ARM64_INL_H_ | 1234 #endif // V8_ARM64_ASSEMBLER_ARM64_INL_H_ |
| OLD | NEW |