Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(10)

Side by Side Diff: src/arm/lithium-codegen-arm.h

Issue 226503003: Use correct call size for PredictableCodeSizeScopes. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Created 6 years, 8 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/arm/full-codegen-arm.cc ('k') | src/arm/lithium-codegen-arm.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 191 matching lines...) Expand 10 before | Expand all | Expand 10 after
202 bool GenerateSafepointTable(); 202 bool GenerateSafepointTable();
203 203
204 // Generates the custom OSR entrypoint and sets the osr_pc_offset. 204 // Generates the custom OSR entrypoint and sets the osr_pc_offset.
205 void GenerateOsrPrologue(); 205 void GenerateOsrPrologue();
206 206
207 enum SafepointMode { 207 enum SafepointMode {
208 RECORD_SIMPLE_SAFEPOINT, 208 RECORD_SIMPLE_SAFEPOINT,
209 RECORD_SAFEPOINT_WITH_REGISTERS_AND_NO_ARGUMENTS 209 RECORD_SAFEPOINT_WITH_REGISTERS_AND_NO_ARGUMENTS
210 }; 210 };
211 211
212 int CallCodeSize(Handle<Code> code, RelocInfo::Mode mode);
213
212 void CallCode( 214 void CallCode(
213 Handle<Code> code, 215 Handle<Code> code,
214 RelocInfo::Mode mode, 216 RelocInfo::Mode mode,
215 LInstruction* instr, 217 LInstruction* instr,
216 TargetAddressStorageMode storage_mode = CAN_INLINE_TARGET_ADDRESS); 218 TargetAddressStorageMode storage_mode = CAN_INLINE_TARGET_ADDRESS);
217 219
218 void CallCodeGeneric( 220 void CallCodeGeneric(
219 Handle<Code> code, 221 Handle<Code> code,
220 RelocInfo::Mode mode, 222 RelocInfo::Mode mode,
221 LInstruction* instr, 223 LInstruction* instr,
(...skipping 231 matching lines...) Expand 10 before | Expand all | Expand 10 after
453 LCodeGen* codegen_; 455 LCodeGen* codegen_;
454 Label entry_; 456 Label entry_;
455 Label exit_; 457 Label exit_;
456 Label* external_exit_; 458 Label* external_exit_;
457 int instruction_index_; 459 int instruction_index_;
458 }; 460 };
459 461
460 } } // namespace v8::internal 462 } } // namespace v8::internal
461 463
462 #endif // V8_ARM_LITHIUM_CODEGEN_ARM_H_ 464 #endif // V8_ARM_LITHIUM_CODEGEN_ARM_H_
OLDNEW
« no previous file with comments | « src/arm/full-codegen-arm.cc ('k') | src/arm/lithium-codegen-arm.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698