Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(457)

Side by Side Diff: src/s390/assembler-s390.h

Issue 2220313002: S390: Decouple Add/Sub/Neg to 32/64 Bit Op (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Fix Neg32 to use lcr Created 4 years, 4 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/full-codegen/s390/full-codegen-s390.cc ('k') | src/s390/assembler-s390.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions 5 // modification, are permitted provided that the following conditions
6 // are met: 6 // are met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 857 matching lines...) Expand 10 before | Expand all | Expand 10 after
868 void llh(Register r, const MemOperand& src); 868 void llh(Register r, const MemOperand& src);
869 void llgh(Register r, const MemOperand& src); 869 void llgh(Register r, const MemOperand& src);
870 void llhr(Register r1, Register r2); 870 void llhr(Register r1, Register r2);
871 void llghr(Register r1, Register r2); 871 void llghr(Register r1, Register r2);
872 872
873 // Load Multiple Instructions 873 // Load Multiple Instructions
874 void lm(Register r1, Register r2, const MemOperand& src); 874 void lm(Register r1, Register r2, const MemOperand& src);
875 void lmy(Register r1, Register r2, const MemOperand& src); 875 void lmy(Register r1, Register r2, const MemOperand& src);
876 void lmg(Register r1, Register r2, const MemOperand& src); 876 void lmg(Register r1, Register r2, const MemOperand& src);
877 877
878 // Load On Condition Instructions
879 void locr(Condition m3, Register r1, Register r2);
880 void locgr(Condition m3, Register r1, Register r2);
881 void loc(Condition m3, Register r1, const MemOperand& src);
882 void locg(Condition m3, Register r1, const MemOperand& src);
883
878 // Store Instructions 884 // Store Instructions
879 void st(Register r, const MemOperand& src); 885 void st(Register r, const MemOperand& src);
880 void stc(Register r, const MemOperand& src); 886 void stc(Register r, const MemOperand& src);
881 void stcy(Register r, const MemOperand& src); 887 void stcy(Register r, const MemOperand& src);
882 void stg(Register r, const MemOperand& src); 888 void stg(Register r, const MemOperand& src);
883 void sth(Register r, const MemOperand& src); 889 void sth(Register r, const MemOperand& src);
884 void sthy(Register r, const MemOperand& src); 890 void sthy(Register r, const MemOperand& src);
885 void sty(Register r, const MemOperand& src); 891 void sty(Register r, const MemOperand& src);
886 892
887 // Store Multiple Instructions 893 // Store Multiple Instructions
(...skipping 521 matching lines...) Expand 10 before | Expand all | Expand 10 after
1409 const Disp d2); 1415 const Disp d2);
1410 1416
1411 inline void rxe_form(Opcode op, Register r1, Register x2, Register b2, 1417 inline void rxe_form(Opcode op, Register r1, Register x2, Register b2,
1412 Disp d2); 1418 Disp d2);
1413 1419
1414 inline void rxf_form(Opcode op, Register r1, Register r3, Register b2, 1420 inline void rxf_form(Opcode op, Register r1, Register r3, Register b2,
1415 Register x2, Disp d2); 1421 Register x2, Disp d2);
1416 1422
1417 inline void rxy_form(Opcode op, Register r1, Register x2, Register b2, 1423 inline void rxy_form(Opcode op, Register r1, Register x2, Register b2,
1418 Disp d2); 1424 Disp d2);
1425 inline void rxy_form(Opcode op, Register r1, Condition m3, Register b2,
1426 Disp d2);
1419 inline void rxy_form(Opcode op, DoubleRegister r1, Register x2, Register b2, 1427 inline void rxy_form(Opcode op, DoubleRegister r1, Register x2, Register b2,
1420 Disp d2); 1428 Disp d2);
1421 1429
1422 inline void s_form(Opcode op, Register b1, Disp d2); 1430 inline void s_form(Opcode op, Register b1, Disp d2);
1423 1431
1424 inline void si_form(Opcode op, const Operand& i2, Register b1, Disp d1); 1432 inline void si_form(Opcode op, const Operand& i2, Register b1, Disp d1);
1425 inline void siy_form(Opcode op, const Operand& i2, Register b1, Disp d1); 1433 inline void siy_form(Opcode op, const Operand& i2, Register b1, Disp d1);
1426 1434
1427 inline void sil_form(Opcode op, Register b1, Disp d1, const Operand& i2); 1435 inline void sil_form(Opcode op, Register b1, Disp d1, const Operand& i2);
1428 1436
(...skipping 25 matching lines...) Expand all
1454 1462
1455 class EnsureSpace BASE_EMBEDDED { 1463 class EnsureSpace BASE_EMBEDDED {
1456 public: 1464 public:
1457 explicit EnsureSpace(Assembler* assembler) { assembler->CheckBuffer(); } 1465 explicit EnsureSpace(Assembler* assembler) { assembler->CheckBuffer(); }
1458 }; 1466 };
1459 1467
1460 } // namespace internal 1468 } // namespace internal
1461 } // namespace v8 1469 } // namespace v8
1462 1470
1463 #endif // V8_S390_ASSEMBLER_S390_H_ 1471 #endif // V8_S390_ASSEMBLER_S390_H_
OLDNEW
« no previous file with comments | « src/full-codegen/s390/full-codegen-s390.cc ('k') | src/s390/assembler-s390.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698