Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(156)

Side by Side Diff: src/mips/assembler-mips.h

Issue 22184004: Desugar bitwise negation into XOR and kill all UnaryOp stuff. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Rebased. Feedback. Created 7 years, 4 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are 5 // modification, are permitted provided that the following conditions are
6 // met: 6 // met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 340 matching lines...) Expand 10 before | Expand all | Expand 10 after
351 INLINE(explicit Operand(Context** cpp)); 351 INLINE(explicit Operand(Context** cpp));
352 explicit Operand(Handle<Object> handle); 352 explicit Operand(Handle<Object> handle);
353 INLINE(explicit Operand(Smi* value)); 353 INLINE(explicit Operand(Smi* value));
354 354
355 // Register. 355 // Register.
356 INLINE(explicit Operand(Register rm)); 356 INLINE(explicit Operand(Register rm));
357 357
358 // Return true if this is a register operand. 358 // Return true if this is a register operand.
359 INLINE(bool is_reg() const); 359 INLINE(bool is_reg() const);
360 360
361 inline int32_t immediate() const {
362 ASSERT(!is_reg());
363 return imm32_;
364 }
365
361 Register rm() const { return rm_; } 366 Register rm() const { return rm_; }
362 367
363 private: 368 private:
364 Register rm_; 369 Register rm_;
365 int32_t imm32_; // Valid if rm_ == no_reg. 370 int32_t imm32_; // Valid if rm_ == no_reg.
366 RelocInfo::Mode rmode_; 371 RelocInfo::Mode rmode_;
367 372
368 friend class Assembler; 373 friend class Assembler;
369 friend class MacroAssembler; 374 friend class MacroAssembler;
370 }; 375 };
(...skipping 834 matching lines...) Expand 10 before | Expand all | Expand 10 after
1205 class EnsureSpace BASE_EMBEDDED { 1210 class EnsureSpace BASE_EMBEDDED {
1206 public: 1211 public:
1207 explicit EnsureSpace(Assembler* assembler) { 1212 explicit EnsureSpace(Assembler* assembler) {
1208 assembler->CheckBuffer(); 1213 assembler->CheckBuffer();
1209 } 1214 }
1210 }; 1215 };
1211 1216
1212 } } // namespace v8::internal 1217 } } // namespace v8::internal
1213 1218
1214 #endif // V8_ARM_ASSEMBLER_MIPS_H_ 1219 #endif // V8_ARM_ASSEMBLER_MIPS_H_
OLDNEW
« no previous file with comments | « src/log.cc ('k') | src/mips/code-stubs-mips.cc » ('j') | src/x64/lithium-codegen-x64.cc » ('J')

Powered by Google App Engine
This is Rietveld 408576698