| OLD | NEW |
| 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
| 2 // All Rights Reserved. | 2 // All Rights Reserved. |
| 3 // | 3 // |
| 4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
| 5 // modification, are permitted provided that the following conditions | 5 // modification, are permitted provided that the following conditions |
| 6 // are met: | 6 // are met: |
| 7 // | 7 // |
| 8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
| 9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
| 10 // | 10 // |
| (...skipping 73 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 84 | 84 |
| 85 #define ALLOCATABLE_GENERAL_REGISTERS(V) \ | 85 #define ALLOCATABLE_GENERAL_REGISTERS(V) \ |
| 86 V(r2) V(r3) V(r4) V(r5) V(r6) V(r7) \ | 86 V(r2) V(r3) V(r4) V(r5) V(r6) V(r7) \ |
| 87 V(r8) V(r9) V(r13) | 87 V(r8) V(r9) V(r13) |
| 88 | 88 |
| 89 #define DOUBLE_REGISTERS(V) \ | 89 #define DOUBLE_REGISTERS(V) \ |
| 90 V(d0) V(d1) V(d2) V(d3) V(d4) V(d5) V(d6) V(d7) \ | 90 V(d0) V(d1) V(d2) V(d3) V(d4) V(d5) V(d6) V(d7) \ |
| 91 V(d8) V(d9) V(d10) V(d11) V(d12) V(d13) V(d14) V(d15) | 91 V(d8) V(d9) V(d10) V(d11) V(d12) V(d13) V(d14) V(d15) |
| 92 | 92 |
| 93 #define FLOAT_REGISTERS DOUBLE_REGISTERS | 93 #define FLOAT_REGISTERS DOUBLE_REGISTERS |
| 94 #define SIMD128_REGISTERS DOUBLE_REGISTERS |
| 94 | 95 |
| 95 #define ALLOCATABLE_DOUBLE_REGISTERS(V) \ | 96 #define ALLOCATABLE_DOUBLE_REGISTERS(V) \ |
| 96 V(d1) V(d2) V(d3) V(d4) V(d5) V(d6) V(d7) \ | 97 V(d1) V(d2) V(d3) V(d4) V(d5) V(d6) V(d7) \ |
| 97 V(d8) V(d9) V(d10) V(d11) V(d12) V(d15) V(d0) | 98 V(d8) V(d9) V(d10) V(d11) V(d12) V(d15) V(d0) |
| 98 // clang-format on | 99 // clang-format on |
| 99 | 100 |
| 100 // CPU Registers. | 101 // CPU Registers. |
| 101 // | 102 // |
| 102 // 1) We would prefer to use an enum, but enum values are assignment- | 103 // 1) We would prefer to use an enum, but enum values are assignment- |
| 103 // compatible with int, which has caused code-generation bugs. | 104 // compatible with int, which has caused code-generation bugs. |
| (...skipping 1345 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1449 | 1450 |
| 1450 class EnsureSpace BASE_EMBEDDED { | 1451 class EnsureSpace BASE_EMBEDDED { |
| 1451 public: | 1452 public: |
| 1452 explicit EnsureSpace(Assembler* assembler) { assembler->CheckBuffer(); } | 1453 explicit EnsureSpace(Assembler* assembler) { assembler->CheckBuffer(); } |
| 1453 }; | 1454 }; |
| 1454 | 1455 |
| 1455 } // namespace internal | 1456 } // namespace internal |
| 1456 } // namespace v8 | 1457 } // namespace v8 |
| 1457 | 1458 |
| 1458 #endif // V8_S390_ASSEMBLER_S390_H_ | 1459 #endif // V8_S390_ASSEMBLER_S390_H_ |
| OLD | NEW |