OLD | NEW |
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
2 // All Rights Reserved. | 2 // All Rights Reserved. |
3 // | 3 // |
4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
5 // modification, are permitted provided that the following conditions are | 5 // modification, are permitted provided that the following conditions are |
6 // met: | 6 // met: |
7 // | 7 // |
8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
10 // | 10 // |
(...skipping 46 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
57 V(v0) V(v1) V(a0) V(a1) V(a2) V(a3) \ | 57 V(v0) V(v1) V(a0) V(a1) V(a2) V(a3) \ |
58 V(a4) V(a5) V(a6) V(a7) V(t0) V(t1) V(t2) V(s7) | 58 V(a4) V(a5) V(a6) V(a7) V(t0) V(t1) V(t2) V(s7) |
59 | 59 |
60 #define DOUBLE_REGISTERS(V) \ | 60 #define DOUBLE_REGISTERS(V) \ |
61 V(f0) V(f1) V(f2) V(f3) V(f4) V(f5) V(f6) V(f7) \ | 61 V(f0) V(f1) V(f2) V(f3) V(f4) V(f5) V(f6) V(f7) \ |
62 V(f8) V(f9) V(f10) V(f11) V(f12) V(f13) V(f14) V(f15) \ | 62 V(f8) V(f9) V(f10) V(f11) V(f12) V(f13) V(f14) V(f15) \ |
63 V(f16) V(f17) V(f18) V(f19) V(f20) V(f21) V(f22) V(f23) \ | 63 V(f16) V(f17) V(f18) V(f19) V(f20) V(f21) V(f22) V(f23) \ |
64 V(f24) V(f25) V(f26) V(f27) V(f28) V(f29) V(f30) V(f31) | 64 V(f24) V(f25) V(f26) V(f27) V(f28) V(f29) V(f30) V(f31) |
65 | 65 |
66 #define FLOAT_REGISTERS DOUBLE_REGISTERS | 66 #define FLOAT_REGISTERS DOUBLE_REGISTERS |
| 67 #define SIMD128_REGISTERS DOUBLE_REGISTERS |
67 | 68 |
68 #define ALLOCATABLE_DOUBLE_REGISTERS(V) \ | 69 #define ALLOCATABLE_DOUBLE_REGISTERS(V) \ |
69 V(f0) V(f2) V(f4) V(f6) V(f8) V(f10) V(f12) V(f14) \ | 70 V(f0) V(f2) V(f4) V(f6) V(f8) V(f10) V(f12) V(f14) \ |
70 V(f16) V(f18) V(f20) V(f22) V(f24) V(f26) | 71 V(f16) V(f18) V(f20) V(f22) V(f24) V(f26) |
71 // clang-format on | 72 // clang-format on |
72 | 73 |
73 // CPU Registers. | 74 // CPU Registers. |
74 // | 75 // |
75 // 1) We would prefer to use an enum, but enum values are assignment- | 76 // 1) We would prefer to use an enum, but enum values are assignment- |
76 // compatible with int, which has caused code-generation bugs. | 77 // compatible with int, which has caused code-generation bugs. |
(...skipping 1439 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1516 public: | 1517 public: |
1517 explicit EnsureSpace(Assembler* assembler) { | 1518 explicit EnsureSpace(Assembler* assembler) { |
1518 assembler->CheckBuffer(); | 1519 assembler->CheckBuffer(); |
1519 } | 1520 } |
1520 }; | 1521 }; |
1521 | 1522 |
1522 } // namespace internal | 1523 } // namespace internal |
1523 } // namespace v8 | 1524 } // namespace v8 |
1524 | 1525 |
1525 #endif // V8_ARM_ASSEMBLER_MIPS_H_ | 1526 #endif // V8_ARM_ASSEMBLER_MIPS_H_ |
OLD | NEW |