Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(78)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: src/IceInstMIPS32.def

Issue 2089043003: Subzero, MIPS32: Fix FP register table (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Change according to comments Created 4 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceInstMIPS32.def - X-Macros for MIPS insts --*- C++ -*-===// 1 //===- subzero/src/IceInstMIPS32.def - X-Macros for MIPS insts --*- C++ -*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 // 9 //
10 // This file defines properties of MIPS32 instructions in the form of x-macros. 10 // This file defines properties of MIPS32 instructions in the form of x-macros.
(...skipping 133 matching lines...) Expand 10 before | Expand all | Expand 10 after
144 X(Reg_F15, 15, "f15", 1,0,0,0, 0,0,1,0,0, \ 144 X(Reg_F15, 15, "f15", 1,0,0,0, 0,0,1,0,0, \
145 ALIASES2(Reg_F15, Reg_F14F15)) \ 145 ALIASES2(Reg_F15, Reg_F14F15)) \
146 X(Reg_F16, 16, "f16", 1,0,0,0, 0,0,1,0,0, \ 146 X(Reg_F16, 16, "f16", 1,0,0,0, 0,0,1,0,0, \
147 ALIASES2(Reg_F16, Reg_F16F17)) \ 147 ALIASES2(Reg_F16, Reg_F16F17)) \
148 X(Reg_F17, 17, "f17", 1,0,0,0, 0,0,1,0,0, \ 148 X(Reg_F17, 17, "f17", 1,0,0,0, 0,0,1,0,0, \
149 ALIASES2(Reg_F17, Reg_F16F17)) \ 149 ALIASES2(Reg_F17, Reg_F16F17)) \
150 X(Reg_F18, 18, "f18", 1,0,0,0, 0,0,1,0,0, \ 150 X(Reg_F18, 18, "f18", 1,0,0,0, 0,0,1,0,0, \
151 ALIASES2(Reg_F18, Reg_F18F19)) \ 151 ALIASES2(Reg_F18, Reg_F18F19)) \
152 X(Reg_F19, 19, "f19", 1,0,0,0, 0,0,1,0,0, \ 152 X(Reg_F19, 19, "f19", 1,0,0,0, 0,0,1,0,0, \
153 ALIASES2(Reg_F19, Reg_F18F19)) \ 153 ALIASES2(Reg_F19, Reg_F18F19)) \
154 X(Reg_F20, 20, "f20", 1,0,0,0, 0,0,1,0,0, \ 154 X(Reg_F20, 20, "f20", 0,1,0,0, 0,0,1,0,0, \
155 ALIASES2(Reg_F20, Reg_F20F21)) \ 155 ALIASES2(Reg_F20, Reg_F20F21)) \
156 X(Reg_F21, 21, "f21", 1,0,0,0, 0,0,1,0,0, \ 156 X(Reg_F21, 21, "f21", 0,1,0,0, 0,0,1,0,0, \
157 ALIASES2(Reg_F21, Reg_F20F21)) \ 157 ALIASES2(Reg_F21, Reg_F20F21)) \
158 X(Reg_F22, 22, "f22", 1,0,0,0, 0,0,1,0,0, \ 158 X(Reg_F22, 22, "f22", 0,1,0,0, 0,0,1,0,0, \
159 ALIASES2(Reg_F22, Reg_F22F23)) \ 159 ALIASES2(Reg_F22, Reg_F22F23)) \
160 X(Reg_F23, 23, "f23", 1,0,0,0, 0,0,1,0,0, \ 160 X(Reg_F23, 23, "f23", 0,1,0,0, 0,0,1,0,0, \
161 ALIASES2(Reg_F23, Reg_F22F23)) \ 161 ALIASES2(Reg_F23, Reg_F22F23)) \
162 X(Reg_F24, 24, "f24", 1,0,0,0, 0,0,1,0,0, \ 162 X(Reg_F24, 24, "f24", 0,1,0,0, 0,0,1,0,0, \
163 ALIASES2(Reg_F24, Reg_F24F25)) \ 163 ALIASES2(Reg_F24, Reg_F24F25)) \
164 X(Reg_F25, 25, "f25", 1,0,0,0, 0,0,1,0,0, \ 164 X(Reg_F25, 25, "f25", 0,1,0,0, 0,0,1,0,0, \
165 ALIASES2(Reg_F25, Reg_F24F25)) \ 165 ALIASES2(Reg_F25, Reg_F24F25)) \
166 X(Reg_F26, 26, "f26", 1,0,0,0, 0,0,1,0,0, \ 166 X(Reg_F26, 26, "f26", 0,1,0,0, 0,0,1,0,0, \
167 ALIASES2(Reg_F26, Reg_F26F27)) \ 167 ALIASES2(Reg_F26, Reg_F26F27)) \
168 X(Reg_F27, 27, "f27", 1,0,0,0, 0,0,1,0,0, \ 168 X(Reg_F27, 27, "f27", 0,1,0,0, 0,0,1,0,0, \
169 ALIASES2(Reg_F27, Reg_F26F27)) \ 169 ALIASES2(Reg_F27, Reg_F26F27)) \
170 X(Reg_F28, 28, "f28", 1,0,0,0, 0,0,1,0,0, \ 170 X(Reg_F28, 28, "f28", 0,1,0,0, 0,0,1,0,0, \
171 ALIASES2(Reg_F28, Reg_F28F29)) \ 171 ALIASES2(Reg_F28, Reg_F28F29)) \
172 X(Reg_F29, 29, "f29", 1,0,0,0, 0,0,1,0,0, \ 172 X(Reg_F29, 29, "f29", 0,1,0,0, 0,0,1,0,0, \
173 ALIASES2(Reg_F29, Reg_F28F29)) \ 173 ALIASES2(Reg_F29, Reg_F28F29)) \
174 X(Reg_F30, 30, "f30", 1,0,0,0, 0,0,1,0,0, \ 174 X(Reg_F30, 30, "f30", 0,1,0,0, 0,0,1,0,0, \
175 ALIASES2(Reg_F30, Reg_F30F31)) \ 175 ALIASES2(Reg_F30, Reg_F30F31)) \
176 X(Reg_F31, 31, "f31", 1,0,0,0, 0,0,1,0,0, \ 176 X(Reg_F31, 31, "f31", 0,1,0,0, 0,0,1,0,0, \
177 ALIASES2(Reg_F31, Reg_F30F31)) \ 177 ALIASES2(Reg_F31, Reg_F30F31))
178 178
179 //#define X(val, encode, name, scratch, preserved, stackptr, frameptr, 179 //#define X(val, encode, name, scratch, preserved, stackptr, frameptr,
180 // isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init) 180 // isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init)
181 // The following defines a table with the available pairs of consecutive i32 181 // The following defines a table with the available pairs of consecutive i32
182 // GPRs starting at an even GPR that is not r14. Those are used to hold i64 182 // GPRs starting at an even GPR that is not r14. Those are used to hold i64
183 // variables for atomic memory operations. If one of the registers in the pair 183 // variables for atomic memory operations. If one of the registers in the pair
184 // is preserved, then we mark the whole pair as preserved to help the register 184 // is preserved, then we mark the whole pair as preserved to help the register
185 // allocator. 185 // allocator.
186 #define REGMIPS32_I64PAIR_TABLE \ 186 #define REGMIPS32_I64PAIR_TABLE \
187 /* val, encode, name, scratch, preserved, stackptr, frameptr, \ 187 /* val, encode, name, scratch, preserved, stackptr, frameptr, \
(...skipping 23 matching lines...) Expand all
211 X(Reg_T8T9, 26, "t8, t9", 1, 0, 0, 0, 0, 1, 0, 0, 0, \ 211 X(Reg_T8T9, 26, "t8, t9", 1, 0, 0, 0, 0, 1, 0, 0, 0, \
212 ALIASES3(Reg_T8, Reg_T9, Reg_T8T9)) \ 212 ALIASES3(Reg_T8, Reg_T9, Reg_T8T9)) \
213 X(Reg_LOHI, 0, "lo, hi", 0, 0, 0, 0, 0, 0, 0, 0, 0, \ 213 X(Reg_LOHI, 0, "lo, hi", 0, 0, 0, 0, 0, 0, 0, 0, 0, \
214 ALIASES3(Reg_LO, Reg_HI, Reg_LOHI)) \ 214 ALIASES3(Reg_LO, Reg_HI, Reg_LOHI)) \
215 //#define X(val, encode, name, scratch, preserved, stackptr, frameptr, 215 //#define X(val, encode, name, scratch, preserved, stackptr, frameptr,
216 // isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init) 216 // isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init)
217 217
218 #define REGMIPS32_F64PAIR_TABLE \ 218 #define REGMIPS32_F64PAIR_TABLE \
219 /* val, encode, name, scratch, preserved, stackptr, frameptr, \ 219 /* val, encode, name, scratch, preserved, stackptr, frameptr, \
220 isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init */ \ 220 isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init */ \
221 X(Reg_F0F1, 0, "f0, f1", 1,0,0,0, 0,0,0,1,0, \ 221 X(Reg_F0F1, 0, "f0", 1,0,0,0, 0,0,0,1,0, \
222 ALIASES3(Reg_F0, Reg_F1, Reg_F0F1)) \ 222 ALIASES3(Reg_F0, Reg_F1, Reg_F0F1)) \
223 X(Reg_F2F3, 2, "f2, f3", 1,0,0,0, 0,0,0,1,0, \ 223 X(Reg_F2F3, 2, "f2", 1,0,0,0, 0,0,0,1,0, \
224 ALIASES3(Reg_F2, Reg_F3, Reg_F2F3)) \ 224 ALIASES3(Reg_F2, Reg_F3, Reg_F2F3)) \
225 X(Reg_F4F5, 4, "f4, f5", 1,0,0,0, 0,0,0,1,0, \ 225 X(Reg_F4F5, 4, "f4", 1,0,0,0, 0,0,0,1,0, \
226 ALIASES3(Reg_F4, Reg_F5, Reg_F4F5)) \ 226 ALIASES3(Reg_F4, Reg_F5, Reg_F4F5)) \
227 X(Reg_F6F7, 6, "f6, f7", 1,0,0,0, 0,0,0,1,0, \ 227 X(Reg_F6F7, 6, "f6", 1,0,0,0, 0,0,0,1,0, \
228 ALIASES3(Reg_F6, Reg_F7, Reg_F6F7)) \ 228 ALIASES3(Reg_F6, Reg_F7, Reg_F6F7)) \
229 X(Reg_F8F9, 8, "f8, f9", 1,0,0,0, 0,0,0,1,0, \ 229 X(Reg_F8F9, 8, "f8", 1,0,0,0, 0,0,0,1,0, \
230 ALIASES3(Reg_F8, Reg_F9, Reg_F8F9)) \ 230 ALIASES3(Reg_F8, Reg_F9, Reg_F8F9)) \
231 X(Reg_F10F11, 10, "f10, f11", 1,0,0,0, 0,0,0,1,0, \ 231 X(Reg_F10F11, 10, "f10", 1,0,0,0, 0,0,0,1,0, \
232 ALIASES3(Reg_F10, Reg_F11, Reg_F10F11)) \ 232 ALIASES3(Reg_F10, Reg_F11, Reg_F10F11)) \
233 X(Reg_F12F13, 12, "f12, f13", 1,0,0,0, 0,0,0,1,0, \ 233 X(Reg_F12F13, 12, "f12", 1,0,0,0, 0,0,0,1,0, \
234 ALIASES3(Reg_F12, Reg_F13, Reg_F12F13)) \ 234 ALIASES3(Reg_F12, Reg_F13, Reg_F12F13)) \
235 X(Reg_F14F15, 14, "f14, f15", 1,0,0,0, 0,0,0,1,0, \ 235 X(Reg_F14F15, 14, "f14", 1,0,0,0, 0,0,0,1,0, \
236 ALIASES3(Reg_F14, Reg_F15, Reg_F14F15)) \ 236 ALIASES3(Reg_F14, Reg_F15, Reg_F14F15)) \
237 X(Reg_F16F17, 16, "f16, f17", 1,0,0,0, 0,0,0,1,0, \ 237 X(Reg_F16F17, 16, "f16", 1,0,0,0, 0,0,0,1,0, \
238 ALIASES3(Reg_F16, Reg_F17, Reg_F16F17)) \ 238 ALIASES3(Reg_F16, Reg_F17, Reg_F16F17)) \
239 X(Reg_F18F19, 18, "f18, f19", 1,0,0,0, 0,0,0,1,0, \ 239 X(Reg_F18F19, 18, "f18", 1,0,0,0, 0,0,0,1,0, \
240 ALIASES3(Reg_F18, Reg_F19, Reg_F18F19)) \ 240 ALIASES3(Reg_F18, Reg_F19, Reg_F18F19)) \
241 X(Reg_F20F21, 20, "f20, f21", 1,0,0,0, 0,0,0,1,0, \ 241 X(Reg_F20F21, 20, "f20", 0,1,0,0, 0,0,0,1,0, \
242 ALIASES3(Reg_F20, Reg_F21, Reg_F20F21)) \ 242 ALIASES3(Reg_F20, Reg_F21, Reg_F20F21)) \
243 X(Reg_F22F23, 22, "f22, f23", 1,0,0,0, 0,0,0,1,0, \ 243 X(Reg_F22F23, 22, "f22", 0,1,0,0, 0,0,0,1,0, \
244 ALIASES3(Reg_F22, Reg_F23, Reg_F22F23)) \ 244 ALIASES3(Reg_F22, Reg_F23, Reg_F22F23)) \
245 X(Reg_F24F25, 24, "f24, f25", 1,0,0,0, 0,0,0,1,0, \ 245 X(Reg_F24F25, 24, "f24", 0,1,0,0, 0,0,0,1,0, \
246 ALIASES3(Reg_F24, Reg_F25, Reg_F24F25)) \ 246 ALIASES3(Reg_F24, Reg_F25, Reg_F24F25)) \
247 X(Reg_F26F27, 26, "f26, f27", 1,0,0,0, 0,0,0,1,0, \ 247 X(Reg_F26F27, 26, "f26", 0,1,0,0, 0,0,0,1,0, \
248 ALIASES3(Reg_F26, Reg_F27, Reg_F26F27)) \ 248 ALIASES3(Reg_F26, Reg_F27, Reg_F26F27)) \
249 X(Reg_F28F29, 28, "f28, f29", 1,0,0,0, 0,0,0,1,0, \ 249 X(Reg_F28F29, 28, "f28", 0,1,0,0, 0,0,0,1,0, \
250 ALIASES3(Reg_F28, Reg_F29, Reg_F28F29)) \ 250 ALIASES3(Reg_F28, Reg_F29, Reg_F28F29)) \
251 X(Reg_F30F31, 30, "f30, f31", 1,0,0,0, 0,0,0,1,0, \ 251 X(Reg_F30F31, 30, "f30", 0,1,0,0, 0,0,0,1,0, \
252 ALIASES3(Reg_F30, Reg_F31, Reg_F30F31)) 252 ALIASES3(Reg_F30, Reg_F31, Reg_F30F31))
253 253
254 // We also provide a combined table, so that there is a namespace where 254 // We also provide a combined table, so that there is a namespace where
255 // all of the registers are considered and have distinct numberings. 255 // all of the registers are considered and have distinct numberings.
256 // This is in contrast to the above, where the "encode" is based on how 256 // This is in contrast to the above, where the "encode" is based on how
257 // the register numbers will be encoded in binaries and values can overlap. 257 // the register numbers will be encoded in binaries and values can overlap.
258 #define REGMIPS32_TABLE \ 258 #define REGMIPS32_TABLE \
259 /* val, encode, name, scratch, preserved, stackptr, frameptr, isInt, \ 259 /* val, encode, name, scratch, preserved, stackptr, frameptr, isInt, \
260 isFP32, isFP64, isVec128, alias_init */ \ 260 isFP32, isFP64, isVec128, alias_init */ \
261 REGMIPS32_GPR_TABLE \ 261 REGMIPS32_GPR_TABLE \
(...skipping 23 matching lines...) Expand all
285 X(NEZ, EQZ, "nez") /* signed not equal to zero */ \ 285 X(NEZ, EQZ, "nez") /* signed not equal to zero */ \
286 X(GEZ, LTZ, "gez") /* signed greater than or equal to zero */ \ 286 X(GEZ, LTZ, "gez") /* signed greater than or equal to zero */ \
287 X(LTZ, GEZ, "ltz") /* signed less than to zero */ \ 287 X(LTZ, GEZ, "ltz") /* signed less than to zero */ \
288 X(GTZ, LEZ, "gtz") /* signed greater than to zero */ \ 288 X(GTZ, LEZ, "gtz") /* signed greater than to zero */ \
289 X(LEZ, GTZ, "lez") /* signed less than or equal to zero */ \ 289 X(LEZ, GTZ, "lez") /* signed less than or equal to zero */ \
290 X(AL, kNone, "") /* always (unconditional) */ \ 290 X(AL, kNone, "") /* always (unconditional) */ \
291 X(kNone, kNone, "??") /* special condition / none */ 291 X(kNone, kNone, "??") /* special condition / none */
292 //#define X(tag, opp, emit) 292 //#define X(tag, opp, emit)
293 293
294 #endif // SUBZERO_SRC_ICEINSTMIPS32_DEF 294 #endif // SUBZERO_SRC_ICEINSTMIPS32_DEF
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698