Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(205)

Unified Diff: src/IceAssemblerMIPS32.h

Issue 2085303002: Subzero, MIPS32: Cross-testing enabled for MIPS32 (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix typo for srlv opcode Created 4 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « runtime/szrt_asm_mips32.s ('k') | src/IceAssemblerMIPS32.cpp » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: src/IceAssemblerMIPS32.h
diff --git a/src/IceAssemblerMIPS32.h b/src/IceAssemblerMIPS32.h
index d7e73d4d834c1ffa88fbe9619a32a6abe04e91c4..85c4e481dd0351a0dc8a16baad317722046bbc7a 100644
--- a/src/IceAssemblerMIPS32.h
+++ b/src/IceAssemblerMIPS32.h
@@ -60,6 +60,9 @@ public:
void nop();
+ void emitRsRt(IValueT Opcode, const Operand *OpRs, const Operand *OpRt,
+ const char *InsnName);
+
void emitRtRsImm16(IValueT Opcode, const Operand *OpRt, const Operand *OpRs,
uint32_t Imm, const char *InsnName);
@@ -154,14 +157,22 @@ public:
void cvt_s_w(const Operand *OpFd, const Operand *OpFs);
+ void div(const Operand *OpRs, const Operand *OpRt);
+
void div_d(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt);
void div_s(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt);
+ void lui(const Operand *OpRt, const uint16_t Imm);
+
void lw(const Operand *OpRt, const Operand *OpBase, const uint32_t Offset);
void mfc1(const Operand *OpRt, const Operand *OpFs);
+ void mfhi(const Operand *OpRd);
+
+ void mflo(const Operand *OpRd);
+
void mov_d(const Operand *OpFd, const Operand *OpFs);
void mov_s(const Operand *OpFd, const Operand *OpFs);
@@ -184,10 +195,18 @@ public:
void mtc1(const Operand *OpRt, const Operand *OpFs);
+ void mthi(const Operand *OpRs);
+
+ void mtlo(const Operand *OpRs);
+
+ void mul(const Operand *OpRd, const Operand *OpRs, const Operand *OpRt);
+
void mul_d(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt);
void mul_s(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt);
+ void multu(const Operand *OpRs, const Operand *OpRt);
+
void nor(const Operand *OpRd, const Operand *OpRs, const Operand *OpRt);
void or_(const Operand *OpRd, const Operand *OpRs, const Operand *OpRt);
@@ -198,6 +217,8 @@ public:
void sll(const Operand *OpRd, const Operand *OpRt, const uint32_t Sa);
+ void sllv(const Operand *OpRd, const Operand *OpRt, const Operand *OpRs);
+
void slt(const Operand *OpRd, const Operand *OpRs, const Operand *OpRt);
void slti(const Operand *OpRt, const Operand *OpRs, const uint32_t Imm);
@@ -214,6 +235,8 @@ public:
void srl(const Operand *OpRd, const Operand *OpRt, const uint32_t Sa);
+ void srlv(const Operand *OpRd, const Operand *OpRt, const Operand *OpRs);
+
void sub_d(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt);
void sub_s(const Operand *OpFd, const Operand *OpFs, const Operand *OpFt);
« no previous file with comments | « runtime/szrt_asm_mips32.s ('k') | src/IceAssemblerMIPS32.cpp » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698