Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(786)

Side by Side Diff: src/compiler/opcodes.h

Issue 2083573002: [builtins] Unify Cosh, Sinh and Tanh as exports from flibm (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: REBASE and windows fix. Created 4 years, 5 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/compiler/mips64/code-generator-mips64.cc ('k') | src/compiler/raw-machine-assembler.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2013 the V8 project authors. All rights reserved. 1 // Copyright 2013 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_OPCODES_H_ 5 #ifndef V8_COMPILER_OPCODES_H_
6 #define V8_COMPILER_OPCODES_H_ 6 #define V8_COMPILER_OPCODES_H_
7 7
8 #include <iosfwd> 8 #include <iosfwd>
9 9
10 // Opcodes for control operators. 10 // Opcodes for control operators.
(...skipping 206 matching lines...) Expand 10 before | Expand all | Expand 10 after
217 V(NumberBitwiseXor) \ 217 V(NumberBitwiseXor) \
218 V(NumberBitwiseAnd) \ 218 V(NumberBitwiseAnd) \
219 V(NumberShiftLeft) \ 219 V(NumberShiftLeft) \
220 V(NumberShiftRight) \ 220 V(NumberShiftRight) \
221 V(NumberShiftRightLogical) \ 221 V(NumberShiftRightLogical) \
222 V(NumberImul) \ 222 V(NumberImul) \
223 V(NumberAbs) \ 223 V(NumberAbs) \
224 V(NumberClz32) \ 224 V(NumberClz32) \
225 V(NumberCeil) \ 225 V(NumberCeil) \
226 V(NumberCos) \ 226 V(NumberCos) \
227 V(NumberCosh) \
227 V(NumberFloor) \ 228 V(NumberFloor) \
228 V(NumberFround) \ 229 V(NumberFround) \
229 V(NumberAtan) \ 230 V(NumberAtan) \
230 V(NumberAtan2) \ 231 V(NumberAtan2) \
231 V(NumberAtanh) \ 232 V(NumberAtanh) \
232 V(NumberExp) \ 233 V(NumberExp) \
233 V(NumberExpm1) \ 234 V(NumberExpm1) \
234 V(NumberLog) \ 235 V(NumberLog) \
235 V(NumberLog1p) \ 236 V(NumberLog1p) \
236 V(NumberLog2) \ 237 V(NumberLog2) \
237 V(NumberLog10) \ 238 V(NumberLog10) \
238 V(NumberCbrt) \ 239 V(NumberCbrt) \
239 V(NumberPow) \ 240 V(NumberPow) \
240 V(NumberRound) \ 241 V(NumberRound) \
241 V(NumberSin) \ 242 V(NumberSin) \
243 V(NumberSinh) \
242 V(NumberSqrt) \ 244 V(NumberSqrt) \
243 V(NumberTan) \ 245 V(NumberTan) \
246 V(NumberTanh) \
244 V(NumberTrunc) \ 247 V(NumberTrunc) \
245 V(NumberToInt32) \ 248 V(NumberToInt32) \
246 V(NumberToUint32) \ 249 V(NumberToUint32) \
247 V(NumberSilenceNaN) \ 250 V(NumberSilenceNaN) \
248 V(StringFromCharCode) \ 251 V(StringFromCharCode) \
249 V(StringToNumber) \ 252 V(StringToNumber) \
250 V(CheckBounds) \ 253 V(CheckBounds) \
251 V(CheckNumber) \ 254 V(CheckNumber) \
252 V(CheckTaggedPointer) \ 255 V(CheckTaggedPointer) \
253 V(CheckTaggedSigned) \ 256 V(CheckTaggedSigned) \
(...skipping 136 matching lines...) Expand 10 before | Expand all | Expand 10 after
390 V(Float64Div) \ 393 V(Float64Div) \
391 V(Float64Mod) \ 394 V(Float64Mod) \
392 V(Float64Max) \ 395 V(Float64Max) \
393 V(Float64Min) \ 396 V(Float64Min) \
394 V(Float64Abs) \ 397 V(Float64Abs) \
395 V(Float64Atan) \ 398 V(Float64Atan) \
396 V(Float64Atan2) \ 399 V(Float64Atan2) \
397 V(Float64Atanh) \ 400 V(Float64Atanh) \
398 V(Float64Cbrt) \ 401 V(Float64Cbrt) \
399 V(Float64Cos) \ 402 V(Float64Cos) \
403 V(Float64Cosh) \
400 V(Float64Exp) \ 404 V(Float64Exp) \
401 V(Float64Expm1) \ 405 V(Float64Expm1) \
402 V(Float64Log) \ 406 V(Float64Log) \
403 V(Float64Log1p) \ 407 V(Float64Log1p) \
404 V(Float64Log10) \ 408 V(Float64Log10) \
405 V(Float64Log2) \ 409 V(Float64Log2) \
406 V(Float64Pow) \ 410 V(Float64Pow) \
407 V(Float64Sin) \ 411 V(Float64Sin) \
412 V(Float64Sinh) \
408 V(Float64Sqrt) \ 413 V(Float64Sqrt) \
409 V(Float64Tan) \ 414 V(Float64Tan) \
415 V(Float64Tanh) \
410 V(Float64RoundDown) \ 416 V(Float64RoundDown) \
411 V(Float32RoundUp) \ 417 V(Float32RoundUp) \
412 V(Float64RoundUp) \ 418 V(Float64RoundUp) \
413 V(Float32RoundTruncate) \ 419 V(Float32RoundTruncate) \
414 V(Float64RoundTruncate) \ 420 V(Float64RoundTruncate) \
415 V(Float64RoundTiesAway) \ 421 V(Float64RoundTiesAway) \
416 V(Float32RoundTiesEven) \ 422 V(Float32RoundTiesEven) \
417 V(Float64RoundTiesEven) \ 423 V(Float64RoundTiesEven) \
418 V(Float64ExtractLowWord32) \ 424 V(Float64ExtractLowWord32) \
419 V(Float64ExtractHighWord32) \ 425 V(Float64ExtractHighWord32) \
(...skipping 277 matching lines...) Expand 10 before | Expand all | Expand 10 after
697 } 703 }
698 }; 704 };
699 705
700 std::ostream& operator<<(std::ostream&, IrOpcode::Value); 706 std::ostream& operator<<(std::ostream&, IrOpcode::Value);
701 707
702 } // namespace compiler 708 } // namespace compiler
703 } // namespace internal 709 } // namespace internal
704 } // namespace v8 710 } // namespace v8
705 711
706 #endif // V8_COMPILER_OPCODES_H_ 712 #endif // V8_COMPILER_OPCODES_H_
OLDNEW
« no previous file with comments | « src/compiler/mips64/code-generator-mips64.cc ('k') | src/compiler/raw-machine-assembler.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698