OLD | NEW |
1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
4 | 4 |
5 #ifndef V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 5 #ifndef V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
6 #define V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 6 #define V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
7 | 7 |
8 namespace v8 { | 8 namespace v8 { |
9 namespace internal { | 9 namespace internal { |
10 namespace compiler { | 10 namespace compiler { |
(...skipping 75 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
86 V(PPC_Int64ToInt32) \ | 86 V(PPC_Int64ToInt32) \ |
87 V(PPC_Int64ToFloat32) \ | 87 V(PPC_Int64ToFloat32) \ |
88 V(PPC_Int64ToDouble) \ | 88 V(PPC_Int64ToDouble) \ |
89 V(PPC_Uint64ToFloat32) \ | 89 V(PPC_Uint64ToFloat32) \ |
90 V(PPC_Uint64ToDouble) \ | 90 V(PPC_Uint64ToDouble) \ |
91 V(PPC_Int32ToFloat32) \ | 91 V(PPC_Int32ToFloat32) \ |
92 V(PPC_Int32ToDouble) \ | 92 V(PPC_Int32ToDouble) \ |
93 V(PPC_Uint32ToFloat32) \ | 93 V(PPC_Uint32ToFloat32) \ |
94 V(PPC_Uint32ToDouble) \ | 94 V(PPC_Uint32ToDouble) \ |
95 V(PPC_Float32ToDouble) \ | 95 V(PPC_Float32ToDouble) \ |
| 96 V(PPC_Float64SilenceNaN) \ |
96 V(PPC_DoubleToInt32) \ | 97 V(PPC_DoubleToInt32) \ |
97 V(PPC_DoubleToUint32) \ | 98 V(PPC_DoubleToUint32) \ |
98 V(PPC_DoubleToInt64) \ | 99 V(PPC_DoubleToInt64) \ |
99 V(PPC_DoubleToUint64) \ | 100 V(PPC_DoubleToUint64) \ |
100 V(PPC_DoubleToFloat32) \ | 101 V(PPC_DoubleToFloat32) \ |
101 V(PPC_DoubleExtractLowWord32) \ | 102 V(PPC_DoubleExtractLowWord32) \ |
102 V(PPC_DoubleExtractHighWord32) \ | 103 V(PPC_DoubleExtractHighWord32) \ |
103 V(PPC_DoubleInsertLowWord32) \ | 104 V(PPC_DoubleInsertLowWord32) \ |
104 V(PPC_DoubleInsertHighWord32) \ | 105 V(PPC_DoubleInsertHighWord32) \ |
105 V(PPC_DoubleConstruct) \ | 106 V(PPC_DoubleConstruct) \ |
(...skipping 32 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
138 // MRR = [register + register] | 139 // MRR = [register + register] |
139 #define TARGET_ADDRESSING_MODE_LIST(V) \ | 140 #define TARGET_ADDRESSING_MODE_LIST(V) \ |
140 V(MRI) /* [%r0 + K] */ \ | 141 V(MRI) /* [%r0 + K] */ \ |
141 V(MRR) /* [%r0 + %r1] */ | 142 V(MRR) /* [%r0 + %r1] */ |
142 | 143 |
143 } // namespace compiler | 144 } // namespace compiler |
144 } // namespace internal | 145 } // namespace internal |
145 } // namespace v8 | 146 } // namespace v8 |
146 | 147 |
147 #endif // V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 148 #endif // V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
OLD | NEW |