Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(3)

Side by Side Diff: src/compiler/opcodes.h

Issue 2068743002: [builtins] Unify Atanh, Cbrt and Expm1 as exports from flibm. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Fixed type warning. Created 4 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/compiler/mips64/code-generator-mips64.cc ('k') | src/compiler/raw-machine-assembler.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2013 the V8 project authors. All rights reserved. 1 // Copyright 2013 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_OPCODES_H_ 5 #ifndef V8_COMPILER_OPCODES_H_
6 #define V8_COMPILER_OPCODES_H_ 6 #define V8_COMPILER_OPCODES_H_
7 7
8 #include <iosfwd> 8 #include <iosfwd>
9 9
10 // Opcodes for control operators. 10 // Opcodes for control operators.
(...skipping 185 matching lines...) Expand 10 before | Expand all | Expand 10 after
196 V(NumberShiftLeft) \ 196 V(NumberShiftLeft) \
197 V(NumberShiftRight) \ 197 V(NumberShiftRight) \
198 V(NumberShiftRightLogical) \ 198 V(NumberShiftRightLogical) \
199 V(NumberImul) \ 199 V(NumberImul) \
200 V(NumberClz32) \ 200 V(NumberClz32) \
201 V(NumberCeil) \ 201 V(NumberCeil) \
202 V(NumberFloor) \ 202 V(NumberFloor) \
203 V(NumberFround) \ 203 V(NumberFround) \
204 V(NumberAtan) \ 204 V(NumberAtan) \
205 V(NumberAtan2) \ 205 V(NumberAtan2) \
206 V(NumberAtanh) \
206 V(NumberExp) \ 207 V(NumberExp) \
208 V(NumberExpm1) \
207 V(NumberLog) \ 209 V(NumberLog) \
208 V(NumberLog1p) \ 210 V(NumberLog1p) \
209 V(NumberLog2) \ 211 V(NumberLog2) \
210 V(NumberLog10) \ 212 V(NumberLog10) \
213 V(NumberCbrt) \
211 V(NumberRound) \ 214 V(NumberRound) \
212 V(NumberSqrt) \ 215 V(NumberSqrt) \
213 V(NumberTrunc) \ 216 V(NumberTrunc) \
214 V(NumberToInt32) \ 217 V(NumberToInt32) \
215 V(NumberToUint32) \ 218 V(NumberToUint32) \
216 V(NumberSilenceNaN) \ 219 V(NumberSilenceNaN) \
217 V(StringFromCharCode) \ 220 V(StringFromCharCode) \
218 V(StringToNumber) \ 221 V(StringToNumber) \
219 V(ChangeTaggedSignedToInt32) \ 222 V(ChangeTaggedSignedToInt32) \
220 V(ChangeTaggedToInt32) \ 223 V(ChangeTaggedToInt32) \
(...skipping 144 matching lines...) Expand 10 before | Expand all | Expand 10 after
365 V(Float64SubPreserveNan) \ 368 V(Float64SubPreserveNan) \
366 V(Float64Neg) \ 369 V(Float64Neg) \
367 V(Float64Mul) \ 370 V(Float64Mul) \
368 V(Float64Div) \ 371 V(Float64Div) \
369 V(Float64Mod) \ 372 V(Float64Mod) \
370 V(Float64Max) \ 373 V(Float64Max) \
371 V(Float64Min) \ 374 V(Float64Min) \
372 V(Float64Abs) \ 375 V(Float64Abs) \
373 V(Float64Atan) \ 376 V(Float64Atan) \
374 V(Float64Atan2) \ 377 V(Float64Atan2) \
378 V(Float64Atanh) \
375 V(Float64Exp) \ 379 V(Float64Exp) \
380 V(Float64Expm1) \
376 V(Float64Log) \ 381 V(Float64Log) \
377 V(Float64Log1p) \ 382 V(Float64Log1p) \
378 V(Float64Log2) \ 383 V(Float64Log2) \
379 V(Float64Log10) \ 384 V(Float64Log10) \
385 V(Float64Cbrt) \
380 V(Float64Sqrt) \ 386 V(Float64Sqrt) \
381 V(Float64RoundDown) \ 387 V(Float64RoundDown) \
382 V(Float32RoundUp) \ 388 V(Float32RoundUp) \
383 V(Float64RoundUp) \ 389 V(Float64RoundUp) \
384 V(Float32RoundTruncate) \ 390 V(Float32RoundTruncate) \
385 V(Float64RoundTruncate) \ 391 V(Float64RoundTruncate) \
386 V(Float64RoundTiesAway) \ 392 V(Float64RoundTiesAway) \
387 V(Float32RoundTiesEven) \ 393 V(Float32RoundTiesEven) \
388 V(Float64RoundTiesEven) \ 394 V(Float64RoundTiesEven) \
389 V(Float64ExtractLowWord32) \ 395 V(Float64ExtractLowWord32) \
(...skipping 278 matching lines...) Expand 10 before | Expand all | Expand 10 after
668 } 674 }
669 }; 675 };
670 676
671 std::ostream& operator<<(std::ostream&, IrOpcode::Value); 677 std::ostream& operator<<(std::ostream&, IrOpcode::Value);
672 678
673 } // namespace compiler 679 } // namespace compiler
674 } // namespace internal 680 } // namespace internal
675 } // namespace v8 681 } // namespace v8
676 682
677 #endif // V8_COMPILER_OPCODES_H_ 683 #endif // V8_COMPILER_OPCODES_H_
OLDNEW
« no previous file with comments | « src/compiler/mips64/code-generator-mips64.cc ('k') | src/compiler/raw-machine-assembler.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698