Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(346)

Side by Side Diff: base/third_party/nspr/prcpucfg_linux.h

Issue 206073009: Add the NSPR macro definitions for ARM64 bit. (Closed) Base URL: svn://svn.chromium.org/chrome/trunk/src
Patch Set: Use complete open source version Created 6 years, 9 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 /* -*- Mode: C++; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 2 -*- */ 1 /* -*- Mode: C++; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 2 -*- */
2 /* ***** BEGIN LICENSE BLOCK ***** 2 /* ***** BEGIN LICENSE BLOCK *****
3 * Version: MPL 1.1/GPL 2.0/LGPL 2.1 3 * Version: MPL 1.1/GPL 2.0/LGPL 2.1
4 * 4 *
5 * The contents of this file are subject to the Mozilla Public License Version 5 * The contents of this file are subject to the Mozilla Public License Version
6 * 1.1 (the "License"); you may not use this file except in compliance with 6 * 1.1 (the "License"); you may not use this file except in compliance with
7 * the License. You may obtain a copy of the License at 7 * the License. You may obtain a copy of the License at
8 * http://www.mozilla.org/MPL/ 8 * http://www.mozilla.org/MPL/
9 * 9 *
10 * Software distributed under the License is distributed on an "AS IS" basis, 10 * Software distributed under the License is distributed on an "AS IS" basis,
(...skipping 540 matching lines...) Expand 10 before | Expand all | Expand 10 after
551 #define PR_ALIGN_OF_LONG 4 551 #define PR_ALIGN_OF_LONG 4
552 #define PR_ALIGN_OF_INT64 4 552 #define PR_ALIGN_OF_INT64 4
553 #define PR_ALIGN_OF_FLOAT 4 553 #define PR_ALIGN_OF_FLOAT 4
554 #define PR_ALIGN_OF_DOUBLE 4 554 #define PR_ALIGN_OF_DOUBLE 4
555 #define PR_ALIGN_OF_POINTER 4 555 #define PR_ALIGN_OF_POINTER 4
556 #define PR_ALIGN_OF_WORD 4 556 #define PR_ALIGN_OF_WORD 4
557 557
558 #define PR_BYTES_PER_WORD_LOG2 2 558 #define PR_BYTES_PER_WORD_LOG2 2
559 #define PR_BYTES_PER_DWORD_LOG2 3 559 #define PR_BYTES_PER_DWORD_LOG2 3
560 560
561 #elif defined(__aarch64__)
562
563 #ifdef __AARCH64EB__
564 #undef IS_LITTLE_ENDIAN
565 #define IS_BIG_ENDIAN 1
566 #elif defined(__AARCH64EL__)
567 #define IS_LITTLE_ENDIAN 1
568 #undef IS_BIG_ENDIAN
569 #else
570 #error "Unknown Aarch64 endianness."
571 #endif
572 #define IS_64
573
574 #define PR_BYTES_PER_BYTE 1
575 #define PR_BYTES_PER_SHORT 2
576 #define PR_BYTES_PER_INT 4
577 #define PR_BYTES_PER_INT64 8
578 #define PR_BYTES_PER_LONG 8
579 #define PR_BYTES_PER_FLOAT 4
580 #define PR_BYTES_PER_DOUBLE 8
581 #define PR_BYTES_PER_WORD 8
582 #define PR_BYTES_PER_DWORD 8
583
584 #define PR_BITS_PER_BYTE 8
585 #define PR_BITS_PER_SHORT 16
586 #define PR_BITS_PER_INT 32
587 #define PR_BITS_PER_INT64 64
588 #define PR_BITS_PER_LONG 64
589 #define PR_BITS_PER_FLOAT 32
590 #define PR_BITS_PER_DOUBLE 64
591 #define PR_BITS_PER_WORD 64
592
593 #define PR_BITS_PER_BYTE_LOG2 3
594 #define PR_BITS_PER_SHORT_LOG2 4
595 #define PR_BITS_PER_INT_LOG2 5
596 #define PR_BITS_PER_INT64_LOG2 6
597 #define PR_BITS_PER_LONG_LOG2 6
598 #define PR_BITS_PER_FLOAT_LOG2 5
599 #define PR_BITS_PER_DOUBLE_LOG2 6
600 #define PR_BITS_PER_WORD_LOG2 6
601
602 #define PR_ALIGN_OF_SHORT 2
603 #define PR_ALIGN_OF_INT 4
604 #define PR_ALIGN_OF_LONG 8
605 #define PR_ALIGN_OF_INT64 8
606 #define PR_ALIGN_OF_FLOAT 4
607 #define PR_ALIGN_OF_DOUBLE 8
608 #define PR_ALIGN_OF_POINTER 8
609 #define PR_ALIGN_OF_WORD 8
610
611 #define PR_BYTES_PER_WORD_LOG2 3
612 #define PR_BYTES_PER_DWORD_LOG2 3
613
561 #elif defined(__hppa__) 614 #elif defined(__hppa__)
562 615
563 #undef IS_LITTLE_ENDIAN 616 #undef IS_LITTLE_ENDIAN
564 #define IS_BIG_ENDIAN 1 617 #define IS_BIG_ENDIAN 1
565 618
566 #define PR_BYTES_PER_BYTE 1 619 #define PR_BYTES_PER_BYTE 1
567 #define PR_BYTES_PER_SHORT 2 620 #define PR_BYTES_PER_SHORT 2
568 #define PR_BYTES_PER_INT 4 621 #define PR_BYTES_PER_INT 4
569 #define PR_BYTES_PER_INT64 8 622 #define PR_BYTES_PER_INT64 8
570 #define PR_BYTES_PER_LONG 4 623 #define PR_BYTES_PER_LONG 4
(...skipping 176 matching lines...) Expand 10 before | Expand all | Expand 10 after
747 #define ALIGN_OF_POINTER PR_ALIGN_OF_POINTER 800 #define ALIGN_OF_POINTER PR_ALIGN_OF_POINTER
748 #define ALIGN_OF_WORD PR_ALIGN_OF_WORD 801 #define ALIGN_OF_WORD PR_ALIGN_OF_WORD
749 802
750 #define BYTES_PER_WORD_LOG2 PR_BYTES_PER_WORD_LOG2 803 #define BYTES_PER_WORD_LOG2 PR_BYTES_PER_WORD_LOG2
751 #define BYTES_PER_DWORD_LOG2 PR_BYTES_PER_DWORD_LOG2 804 #define BYTES_PER_DWORD_LOG2 PR_BYTES_PER_DWORD_LOG2
752 #define WORDS_PER_DWORD_LOG2 PR_WORDS_PER_DWORD_LOG2 805 #define WORDS_PER_DWORD_LOG2 PR_WORDS_PER_DWORD_LOG2
753 806
754 #endif /* NO_NSPR_10_SUPPORT */ 807 #endif /* NO_NSPR_10_SUPPORT */
755 808
756 #endif /* nspr_cpucfg___ */ 809 #endif /* nspr_cpucfg___ */
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698