| Index: src/IceInstMIPS32.def
|
| diff --git a/src/IceInstMIPS32.def b/src/IceInstMIPS32.def
|
| index 6120a47322e483595bf4fa6a93837a572f29c521..b2fed3f2f2e57a1777bfea5cf5fbeb0f004996aa 100644
|
| --- a/src/IceInstMIPS32.def
|
| +++ b/src/IceInstMIPS32.def
|
| @@ -111,38 +111,70 @@
|
| #define REGMIPS32_FPR_TABLE \
|
| /* val, encode, name, scratch, preserved, stackptr, frameptr, \
|
| isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init */ \
|
| - X(Reg_F0, 0, "f0", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F0)) \
|
| - X(Reg_F1, 1, "f1", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F1)) \
|
| - X(Reg_F2, 2, "f2", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F2)) \
|
| - X(Reg_F3, 3, "f3", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F3)) \
|
| - X(Reg_F4, 4, "f4", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F4)) \
|
| - X(Reg_F5, 5, "f5", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F5)) \
|
| - X(Reg_F6, 6, "f6", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F6)) \
|
| - X(Reg_F7, 7, "f7", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F7)) \
|
| - X(Reg_F8, 8, "f8", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F8)) \
|
| - X(Reg_F9, 9, "f9", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F9)) \
|
| - X(Reg_F10, 10, "f10", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F10)) \
|
| - X(Reg_F11, 11, "f11", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F11)) \
|
| - X(Reg_F12, 12, "f12", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F12)) \
|
| - X(Reg_F13, 13, "f13", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F13)) \
|
| - X(Reg_F14, 14, "f14", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F14)) \
|
| - X(Reg_F15, 15, "f15", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F15)) \
|
| - X(Reg_F16, 16, "f16", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F16)) \
|
| - X(Reg_F17, 17, "f17", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F17)) \
|
| - X(Reg_F18, 18, "f18", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F18)) \
|
| - X(Reg_F19, 19, "f19", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F19)) \
|
| - X(Reg_F20, 20, "f20", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F20)) \
|
| - X(Reg_F21, 21, "f21", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F21)) \
|
| - X(Reg_F22, 22, "f22", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F22)) \
|
| - X(Reg_F23, 23, "f23", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F23)) \
|
| - X(Reg_F24, 24, "f24", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F24)) \
|
| - X(Reg_F25, 25, "f25", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F25)) \
|
| - X(Reg_F26, 26, "f26", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F26)) \
|
| - X(Reg_F27, 27, "f27", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F27)) \
|
| - X(Reg_F28, 28, "f28", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F28)) \
|
| - X(Reg_F29, 29, "f29", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F29)) \
|
| - X(Reg_F30, 30, "f30", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F30)) \
|
| - X(Reg_F31, 31, "f31", 1,0,0,0, 0,0,1,0,0, ALIASES1(Reg_F31))
|
| + X(Reg_F0, 0, "f0", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F0, Reg_F0F1)) \
|
| + X(Reg_F1, 1, "f1", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F1, Reg_F0F1)) \
|
| + X(Reg_F2, 2, "f2", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F2, Reg_F2F3)) \
|
| + X(Reg_F3, 3, "f3", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F3, Reg_F2F3)) \
|
| + X(Reg_F4, 4, "f4", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F4, Reg_F4F5)) \
|
| + X(Reg_F5, 5, "f5", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F5, Reg_F4F5)) \
|
| + X(Reg_F6, 6, "f6", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F6, Reg_F6F7)) \
|
| + X(Reg_F7, 7, "f7", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F7, Reg_F6F7)) \
|
| + X(Reg_F8, 8, "f8", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F8, Reg_F8F9)) \
|
| + X(Reg_F9, 9, "f9", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F9, Reg_F8F9)) \
|
| + X(Reg_F10, 10, "f10", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F10, Reg_F10F11)) \
|
| + X(Reg_F11, 11, "f11", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F11, Reg_F10F11)) \
|
| + X(Reg_F12, 12, "f12", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F12, Reg_F12F13)) \
|
| + X(Reg_F13, 13, "f13", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F13, Reg_F12F13)) \
|
| + X(Reg_F14, 14, "f14", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F14, Reg_F14F15)) \
|
| + X(Reg_F15, 15, "f15", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F15, Reg_F14F15)) \
|
| + X(Reg_F16, 16, "f16", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F16, Reg_F16F17)) \
|
| + X(Reg_F17, 17, "f17", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F17, Reg_F16F17)) \
|
| + X(Reg_F18, 18, "f18", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F18, Reg_F18F19)) \
|
| + X(Reg_F19, 19, "f19", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F19, Reg_F18F19)) \
|
| + X(Reg_F20, 20, "f20", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F20, Reg_F20F21)) \
|
| + X(Reg_F21, 21, "f21", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F21, Reg_F20F21)) \
|
| + X(Reg_F22, 22, "f22", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F22, Reg_F22F23)) \
|
| + X(Reg_F23, 23, "f23", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F23, Reg_F22F23)) \
|
| + X(Reg_F24, 24, "f24", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F24, Reg_F24F25)) \
|
| + X(Reg_F25, 25, "f25", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F25, Reg_F24F25)) \
|
| + X(Reg_F26, 26, "f26", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F26, Reg_F26F27)) \
|
| + X(Reg_F27, 27, "f27", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F27, Reg_F26F27)) \
|
| + X(Reg_F28, 28, "f28", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F28, Reg_F28F29)) \
|
| + X(Reg_F29, 29, "f29", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F29, Reg_F28F29)) \
|
| + X(Reg_F30, 30, "f30", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F30, Reg_F30F31)) \
|
| + X(Reg_F31, 31, "f31", 1,0,0,0, 0,0,1,0,0, \
|
| + ALIASES2(Reg_F31, Reg_F30F31)) \
|
|
|
| //#define X(val, encode, name, scratch, preserved, stackptr, frameptr,
|
| // isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init)
|
|
|