Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(570)

Side by Side Diff: tests_lit/llvm2ice_tests/callArgs.ll

Issue 2021033002: [Subzero][MIPS32] Add argument handling in LowerCall (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Addressing review comments Created 4 years, 6 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« src/IceRegistersMIPS32.h ('K') | « src/IceTargetLoweringMIPS32.cpp ('k') | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
(Empty)
1 ; RUN: %if --need=target_MIPS32 --need=allow_dump \
2 ; RUN: --command %p2i --filetype=asm --assemble \
3 ; RUN: --disassemble --target mips32 -i %s --args -O2 --skip-unimplemented \
4 ; RUN: -allow-externally-defined-symbols \
5 ; RUN: | %if --need=target_MIPS32 --need=allow_dump \
6 ; RUN: --command FileCheck --check-prefix MIPS32 %s
7
8
9
10 declare void @voidCall5i32(i32 %a1, i32 %a2, i32 %a3, i32 %a4, i32 %a5)
11 declare void @voidCall5i64(i64 %a1, i64 %a2, i64 %a3, i64 %a4, i64 %a5)
12 declare void @voidCalli32i64i32(i32 %a1, i64 %a2, i32 %a3)
13
14 define internal void @Call() {
15 call void @voidCall5i32(i32 1, i32 2, i32 3, i32 4, i32 5)
16 call void @voidCall5i64(i64 1, i64 2, i64 3, i64 4, i64 5)
17 call void @voidCalli32i64i32(i32 1, i64 2, i32 3)
18 ret void
19 }
20 ; MIPS32: li {{.*}},5
21 ; MIPS32: sw {{.*}},16(sp)
22 ; MIPS32: li a0,1
23 ; MIPS32: li a1,2
24 ; MIPS32: li a2,3
25 ; MIPS32: li a3,4
26 ; MIPS32: jal
27
28 ; MIPS32: li {{.*}},0
29 ; MIPS32: li {{.*}},3
30 ; MIPS32: sw {{.*}},20(sp)
31 ; MIPS32: sw {{.*}},16(sp)
32 ; MIPS32: li {{.*}},0
33 ; MIPS32: li {{.*}},4
34 ; MIPS32: sw {{.*}},28(sp)
35 ; MIPS32: sw {{.*}},24(sp)
36 ; MIPS32: li {{.*}},0
37 ; MIPS32: li {{.*}},5
38 ; MIPS32: sw {{.*}},36(sp)
39 ; MIPS32: sw {{.*}},32(sp)
40 ; MIPS32: li a0,1
41 ; MIPS32: li a1,0
42 ; MIPS32: li a2,2
43 ; MIPS32: li a3,0
44 ; MIPS32: jal
45
46 ; MIPS32: li {{.*}},3
47 ; MIPS32: sw {{.*}},16(sp)
48 ; MIPS32: li a0,1
49 ; MIPS32: li a2,2
50 ; MIPS32: li a3,0
51 ; MIPS32: jal
OLDNEW
« src/IceRegistersMIPS32.h ('K') | « src/IceTargetLoweringMIPS32.cpp ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698