Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(35)

Unified Diff: src/IceTargetLoweringMIPS32.h

Issue 1993993004: Subzero, MIPS32: Introduction of floating point registers (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Added floating point register pairs Created 4 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « src/IceRegistersMIPS32.h ('k') | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: src/IceTargetLoweringMIPS32.h
diff --git a/src/IceTargetLoweringMIPS32.h b/src/IceTargetLoweringMIPS32.h
index d1908fa27feeaa3507c31bf91f9a17ad151dd338..aca82cd50d71bddb9b0d65d234e84241367a62ea 100644
--- a/src/IceTargetLoweringMIPS32.h
+++ b/src/IceTargetLoweringMIPS32.h
@@ -177,6 +177,14 @@ public:
Context.insert<InstMIPS32Ret>(RA, Src0);
}
+ void _add_d(Variable *Dest, Variable *Src0, Variable *Src1) {
+ Context.insert<InstMIPS32Add_d>(Dest, Src0, Src1);
+ }
+
+ void _add_s(Variable *Dest, Variable *Src0, Variable *Src1) {
+ Context.insert<InstMIPS32Add_s>(Dest, Src0, Src1);
+ }
+
void _addiu(Variable *Dest, Variable *Src, uint32_t Imm) {
Context.insert<InstMIPS32Addiu>(Dest, Src, Imm);
}
@@ -185,6 +193,14 @@ public:
Context.insert<InstMIPS32Div>(Dest, Src0, Src1);
}
+ void _div_d(Variable *Dest, Variable *Src0, Variable *Src1) {
+ Context.insert<InstMIPS32Div_d>(Dest, Src0, Src1);
+ }
+
+ void _div_s(Variable *Dest, Variable *Src0, Variable *Src1) {
+ Context.insert<InstMIPS32Div_s>(Dest, Src0, Src1);
+ }
+
void _divu(Variable *Dest, Variable *Src0, Variable *Src1) {
Context.insert<InstMIPS32Divu>(Dest, Src0, Src1);
}
@@ -209,6 +225,18 @@ public:
}
}
+ void _mov_d(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Mov_d>(Dest, Src);
+ }
+
+ void _mov_s(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Mov_s>(Dest, Src);
+ }
+
+ void _mfc1(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Mfc1>(Dest, Src);
+ }
+
void _mfhi(Variable *Dest, Operand *Src) {
Context.insert<InstMIPS32Mfhi>(Dest, Src);
}
@@ -217,6 +245,10 @@ public:
Context.insert<InstMIPS32Mflo>(Dest, Src);
}
+ void _mtc1(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Mtc1>(Dest, Src);
+ }
+
void _mthi(Variable *Dest, Operand *Src) {
Context.insert<InstMIPS32Mthi>(Dest, Src);
}
@@ -229,6 +261,14 @@ public:
Context.insert<InstMIPS32Mul>(Dest, Src0, Src1);
}
+ void _mul_d(Variable *Dest, Variable *Src0, Variable *Src1) {
+ Context.insert<InstMIPS32Mul_d>(Dest, Src0, Src1);
+ }
+
+ void _mul_s(Variable *Dest, Variable *Src0, Variable *Src1) {
+ Context.insert<InstMIPS32Mul_s>(Dest, Src0, Src1);
+ }
+
void _mult(Variable *Dest, Variable *Src0, Variable *Src1) {
Context.insert<InstMIPS32Mult>(Dest, Src0, Src1);
}
@@ -289,6 +329,14 @@ public:
Context.insert<InstMIPS32Sub>(Dest, Src0, Src1);
}
+ void _sub_d(Variable *Dest, Variable *Src0, Variable *Src1) {
+ Context.insert<InstMIPS32Sub_d>(Dest, Src0, Src1);
+ }
+
+ void _sub_s(Variable *Dest, Variable *Src0, Variable *Src1) {
+ Context.insert<InstMIPS32Sub_s>(Dest, Src0, Src1);
+ }
+
void _subu(Variable *Dest, Variable *Src0, Variable *Src1) {
Context.insert<InstMIPS32Subu>(Dest, Src0, Src1);
}
« no previous file with comments | « src/IceRegistersMIPS32.h ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698