Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(781)

Unified Diff: tests_lit/llvm2ice_tests/shift.ll

Issue 1975283002: Subzero, MIPS32: Implement logical instructions ashr, lshr, shl (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Created 4 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« src/IceInstMIPS32.h ('K') | « src/IceTargetLoweringMIPS32.cpp ('k') | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/llvm2ice_tests/shift.ll
diff --git a/tests_lit/llvm2ice_tests/shift.ll b/tests_lit/llvm2ice_tests/shift.ll
index 020b1c9dc3ab67ac324bac84ac9ca123208908c6..2478544a60f6cd88dde61049822047987f29ad5e 100644
--- a/tests_lit/llvm2ice_tests/shift.ll
+++ b/tests_lit/llvm2ice_tests/shift.ll
@@ -24,6 +24,17 @@
; RUN: | %if --need=target_ARM32 --need=allow_dump \
; RUN: --command FileCheck --check-prefix ARM32 %s
+; RUN: %if --need=target_MIPS32 --need=allow_dump \
+; RUN: --command %p2i --filetype=asm --assemble \
+; RUN: --disassemble --target mips32 -i %s --args -O2 --skip-unimplemented \
+; RUN: | %if --need=target_MIPS32 --need=allow_dump \
+; RUN: --command FileCheck --check-prefix MIPS32 %s
+
+; RUN: %if --need=target_MIPS32 --need=allow_dump \
+; RUN: --command %p2i --filetype=asm --assemble \
+; RUN: --disassemble --target mips32 -i %s --args -Om1 --skip-unimplemented \
+; RUN: | %if --need=target_MIPS32 --need=allow_dump \
+; RUN: --command FileCheck --check-prefix MIPS32 %s
@i1 = internal global [4 x i8] zeroinitializer, align 4
@i2 = internal global [4 x i8] zeroinitializer, align 4
@@ -73,6 +84,9 @@ entry:
; CHECK-LABEL: shlImmLarge
; CHECK: shl {{.*}},0x1
+; MIPS32-LABEL: shlImmLarge
+; MIPS32: sllv
+
define internal i32 @shlImmNeg(i32 %val) {
entry:
%result = shl i32 %val, -1
@@ -81,6 +95,9 @@ entry:
; CHECK-LABEL: shlImmNeg
; CHECK: shl {{.*}},0xff
+; MIPS32-LABEL: shlImmNeg
+; MIPS32: sllv
+
define internal i32 @lshrImmLarge(i32 %val) {
entry:
%result = lshr i32 %val, 257
@@ -89,6 +106,9 @@ entry:
; CHECK-LABEL: lshrImmLarge
; CHECK: shr {{.*}},0x1
+; MIPS32-LABEL: lshrImmLarge
+; MIPS32: srlv
+
define internal i32 @lshrImmNeg(i32 %val) {
entry:
%result = lshr i32 %val, -1
@@ -97,6 +117,9 @@ entry:
; CHECK-LABEL: lshrImmNeg
; CHECK: shr {{.*}},0xff
+; MIPS32-LABEL: lshrImmNeg
+; MIPS32: srlv
+
define internal i32 @ashrImmLarge(i32 %val) {
entry:
%result = ashr i32 %val, 257
@@ -105,6 +128,9 @@ entry:
; CHECK-LABEL: ashrImmLarge
; CHECK: sar {{.*}},0x1
+; MIPS32-LABEL: ashrImmLarge
+; MIPS32: srav
+
define internal i32 @ashrImmNeg(i32 %val) {
entry:
%result = ashr i32 %val, -1
@@ -113,6 +139,9 @@ entry:
; CHECK-LABEL: ashrImmNeg
; CHECK: sar {{.*}},0xff
+; MIPS32-LABEL: ashrImmNeg
+; MIPS32: srav
+
define internal i64 @shlImm64One(i64 %val) {
entry:
%result = shl i64 %val, 1
« src/IceInstMIPS32.h ('K') | « src/IceTargetLoweringMIPS32.cpp ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698